Seminar-Unterlagen

B-Bit Systeme



8-Bit Systeme

Inh	altsverzeichnis	
1.	Überblick über ein Z80-Mikroprozessorsystem	
	1.1 Z80-Bus-Organisation	
2.	Beschreibung Z80-CPU	
	 2.1 Interner CPU-Aufbau 2.2 Registersatz der Z80-CPU 2.3 Hauptregistersatz 2.4 Zweitregistersatz 2.5 I-Register 2.6 R-Register 2.7 IX und IY-Register 2.8 SP-Register 2.9 PC-Register 2.10 Anschlüsse der Z80-CPU 2.11 Zeitverhalten 	
3.	Einführung in den Z80-Befehlssatz	
4.	Periphere Bausteine des Z80-Systems	
	 4.1 Prinzipschaltung eines Z80-Systems 4.2 Allgemeines Funktionsprinzip der I/O-Bausteine 4.3 PIO 4.4 CTC 4.5 SIO 4.6 DMA 	
5.	Interrupttechnik in Z80-Systemen 5.1 Definition 5.2 Nicht maskierbarer Interrupt 5.3 Maskierbarer Interrupt 5.3.1 Mode O 5.3.2 Mode 1 5.3.3 Mode 2	
	 5.4 Verlassen einer ISR 5.5 Prioritäten 5.6 Abarbeiten eines Interrupts 	



6. Vorgehensweise bei der Programmerstellung

6.1 Hauptpunkte bei der Programmentwicklung
6.2 Problemanalyse
6.3 Erarbeitung eines Lösungsweges
6.4 Kodierung

- 7. Techn. Manual CPU
- 8. Techn. Manual PIO
- 9. Techn. Manual CTC
- 10. Techn. Manual SIO

11. Beispielprogramme







2	Boachroihung	407	780_CDII
~ •	Deschreibung	uer	200-010
	_		

Wesentliche Merkmale:

- * 8 Datenleitungen DO....D7 ---> 8-Bit-Maschine
- * 16 Adreßleitungen ---> Speicher bis 64k (65536)
- * Alle Steuersignale 'aktiv low', dadurch höhere Treiberleistung und bessere Störfestigkeit
- * single-5V-Versorgung
- * alle Anschlüsse TTL-kompatibel
- * zwei Interrupteingänge NMI/INT
- * Refreshlogik für dynam. Speicher im Prozessor integriert
- * 5V Einphasentakt

2.1 Interner Aufbau



Steuerwerk:	Holt, decodiert und führt die Befehle aus
Rechenwerk:	Führt Verknüpfungen arithm. und logischer Art durch
Registersatz:	Dient der Zwischenspeicherung von Werten in der CPU> dadurch schneller Zu- griff möglich.



2.2 Registersatz der Z80-CPU ! A ! F ! A' ! F' ! Hauptreg. Satz ---- ! B ! C ! B' ! C' ! --- Zweitreg.-Satz ! D ! E ! D' ! E' ! ! H ! L ! H' ! L' ! ---- ! I ! R ! ---- Refresh-Register Interrupt-Register 1 IX 1 IY ! ! _____ ! SP ! PC ! 1 _ _ _ _ _ _ _ _ _ _ _ _ _ 2.3 Hauptregistersatz besteht aus acht 8-Bit-Registern das Register A (Akkumulator) nimmt eine Sonderstellung ein. Bei Verknüpfungen logischer (AND OR usw.) oder arithmetischer (AND SUB usw.) Art steht sowohl ein Operand als auch das Ergebnis im Register A (Einadreßmaschine!). Das R-Register enthält die Flags, die je nach Ausgang des vorhergegangenen Befehls gesetzt bzw. rückgesetzt worden sind. ____ ______ _ _ _ _ ! S ! Z ! ! H ! ! PV ! N ! C ! NB: Nicht jeder Befehl beeinflußt die Flags! Von den acht zur Verfügung stehenden Bits werden nur sechs bentutz.

REL. 2.0, MÄRZ 1984



Kurz- bezeichnung	Flagname	Bedeutung		
Ζ	Zero-Flag	Ist gesetzt, wenn eine Operation das Ergebnis O hat.		
C	Carry/Link-Flag	Ist gesetzt bei Entstehen eines Übertrages bezüglich des höchstwertigen Bits.		
S	Sign-Flag	Ist gesetzt, wenn das Er- gebnis einer Operation im höchstwertigen Bit eine 1 aufweist. (Rechnen mit Vorzeichen).		
H	Half-Carry-Flag	Ist gesetzt, wenn eine Addition oder Subtraktion einen Übertrag bzeüglich Bit 4 des Akkumulators erzeugt hat. (BCD-Rechnung).		
N	Add/Subtract-Flag	Ist gesetzt, wenn die vorausgegangene Operation eine Subtraktion war.		
P/V	Parity/Overflow- Flag log. Operationen: Parity-Flag	Ist gesetzt, wenn das Resultat einer logischen Verknüpfung 'even' ist.		
	arithm. Operationen: Overflow-Flag	Ist gesetzt, wenn ein Übertrag bezüglich Bit 6 stattgefunden hat (Vor- zeichenrechnung).		
Das F-Register kann nicht durch direktes Eingeben eines Wertes beeinflußt werden. Die Beeinflussung erfolgt nur durch den Aus- gang bestimmter Befehle. Die Register B, C, D, E, H und L sind frei verwendbar.				
Um auch mit 16-bit-Einheiten möglichst einfach operieren zu können (z.B. Adressen!), ist es möglich, je zwei Register zu einem Registerpaar zusammenzufassen und als eine Größe zu be- handeln. Zusammenfaßbar sind so B und C, D und E, sowie H und L.				

REL. 2.0, MÄRZ 1984



2.4 Zweitregistersatz (gestrichener Registersatz)

- besitzt den gleichen Aufbau wie der Hauptregistersatz
- kann nicht direkt benützt werden
- mit zwei Befehlen kann der Inhalt des Zweitregistersatzes gegen den Inhalt des Hauptregistersatzes **getauscht** werden
- dient in erster Linie zur superschnellen Rettung der Hauptregisterwerte bei dringenden, zeitkritischen Programmunterbrechungen (Interrupts).

2.5 I-Register

- Das Interrupt-Vektorregister dienst zur Auffindung der Einsprungadresse der entsprechenden Interrupt-Service-Routine (siehe 'Interrupt in Z80-Systemen').
- Hier liegt das höherwertige Byte einer Adresse, die in die sog. Interrupttabelle zeigt, in der dann die Startadresse der entsprechenden Interrupt-Service-Routine zu finden ist.

2.6 R-Register

- Das Refresh-Register enthält die jeweilige aktuelle 7-Bit-Refreshadresse.
- In jedem Befehlsholzyklus wird der Refresh in einer der insgesamt 128 mögliche Zeilen durchgeführt.
- Der Refresh wird während der Decodierphase durchgeführt (Takt 3 und 4); dadurch kein Zeitverlust! Nach jeder Refresh-Aktion wird das R-Register automatisch inkrementiert. Nach Erreichen des maximalen Wertes (= 127) wird das R-Register automatisch wieder auf O gesetzt (Ringzähler).
- Selbst bei Verwendung längstmöglicher Befehle bleibt der Refresh gesichert.
- Im HALT-Zustand führt die CPU automatisch NOP-Befehle aus und sichert somit den Refresh.



2.7 IX und IX-Register

IX und IY sind zwei 16-Bit-Register, die vornehmlich zur indizierten Adressierung verwendet werden.

IX bzw. IY enthält dabei eine (feste) Basisadresse, die durch einen, im Befehl enthaltenen Offset ergänzt wird.

2.8 SP-Register

Das SP-Register enthält den aktuellen Stackpointer.

2.9 PC-Register

Das PC-Register enthält den aktuellen Befehlszählerstand.

REL. 2.0, MÄRZ 1984





c) Steuerleitungen:		}	M1	Während der Befehlshol) phase (Takt 1 und 2)) aktiv
	System- steuer-		MREQ) IORQ)	Unterscheidung von Spei- cher- und Kanal-Zugriffen
			RD) WR)	Unterscheidung von Lese- und Schreibzugriffen
		\$	RFSH	während der Befehls- holphase (Takt 3 und 4) aktiv
	CPU- Steuer- Leitungen	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	HALT WAIT	Anzeige des HALT-Zu- standes Möglichkeit zur Ver- zögerung der Programm- verarbeitung Der zweite Takt eines Befehls wird so lange wiederholt, so lange WAIT aktiv ist. ACHTUNG REFRESH!
			INT	Interruptleitung, wird durch Ein-/Ausgabekanäle aktiviert
			NMI	Interruptleitung des Nicht Maskierbaren Inter- rupts Ein Aktivieren dieser Leitung führt in jedem Fall zum sofortigen Ein- sprung in die ent- sprechende Interrupt- routine. Ein Plus von mindestens 3 Taktlängen.
			RESET	Setzt den PC auf Wert 0000 und bringt das Steuerwerk in den Grund- zustand. Dazu: Reg. R u I = 00 Inter.Mode = 0 Interrupt = disabled
	CPU- BUS-		BUSRQ	Möglichkeit, der CPU die Kontrolle über den BUS zu entziehen (z.B. DMA). CPU schaltet sich in den hochohmigen Zustand.
	leitungen	\$	BUSACK	Rückmeldung für den er- folgten Übergang in den hochohmigen Zustand
REL. 2.0. MÄRZ 1984				780 /2-7



2.11 Zeitverhalten

•

	Z80-CPU	Z80A-CPU	Z80B-CPU
Taktfrequenz	2,5 MHz	4 MHz	6 MHz
Taktzeit	400 ns	250 ns	167 ns
Dauer M1 Zyklus	1.6 us	1 us	0.67 us
Dauer Mem. Read	1.2 us	0.75 us	0.5 us
Dauer Mem. Write	1.2 us	0.75 us	0.5 us



Befehlsaufbau des Mikroprozessors Z80						
 ! 8bit	 ! 8bit ! 8bit	! 8bit !				
< ANWEI	SUNGSTEIL> < OPERAN	IDENTEIL>				
kann 1 oder 2	Byte umfassen.					
kann 1 oder 2 Byte umfassen. Bei Befehlen mit zwei kann kein, ein oder zwei Brue umfassen						
Anweisungsteil	en treten zwei Byte umfas	sen.				
Anweisungsteil M1-Zyklen hint auf.	en treten zwei Byte umfas ereinander	ein oder zwei ssen.				
Anweisungsteil M1-Zyklen hint auf.	en treten zwei Byte umfas ereinander	ssen.				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh	en treten zwei Byte umfas ereinander le sind möglich :	ein oder zwei ssen.				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh	en treten zwei Byte umfas ereinander le sind möglich :	ein oder zwei ssen.				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil	z.B. LD A,B SUB A etc.				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus	z.B. LD A,B SUB A etc. z.B. RLC B SRL H				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden bestehen	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n ADD A,n				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle 3 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden bestehen kann aus einem Doppel- anweisungsteil + einem	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n ADD A,n z.B. ADD A,(IX+d) LD(IX+d),C				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle 3 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden bestehen kann aus einem Doppel- anweisungsteil + einem Operanden oder aus einem Einfachanweisungs-	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n ADD A,n z.B. ADD A,(IX+d) LD(IX+d),C z.B. CALL nn				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle 3 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden bestehen kann aus einem Doppel- anweisungsteil + einem Operanden oder aus einem Einfachanweisungs- teil + zwei Operanden bestehen	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n ADD A,n z.B. ADD A,(IX+d) LD(IX+d),C z.B. CALL nn LD A,n				
Anweisungsteil M1-Zyklen hint auf. Folgende Befeh 1 Byte-Befehle 2 Byte-Befehle 3 Byte-Befehle 4 Byte-Befehle	en treten zwei Byte umfas ereinander le sind möglich : besteht nur aus einem Anweisungsteil kann aus einem Doppel- anweisungsteil oder aus einem Einfachanweisungs- teil + einem Operanden bestehen kann aus einem Doppel- anweisungsteil + einem Operanden oder aus einem Einfachanweisungs- teil + zwei Operanden bestehen besteht aus einem Doppelanweisungsteil + zwei Operanden	z.B. LD A,B SUB A etc. z.B. RLC B SRL H z.B. LD A,n ADD A,n z.B. ADD A,(IX+d) LD(IX+d),C z.B. CALL nn LD A,n z.B. RLC (IX+d) BIT b,(IY+d)				

REL. 2.0, MÄRZ 1984

Z80/3-1

Uninh		
datata		a and

4. Periphere Bausteine des Z80-Systems

Aufgaben:

- Ermöglichung der Kommunikation zwischen Computer (MC) und dessen Umgebung. Zeitliche Koordination der Verbindung. Umgebung = Maschine, Mensch

Beispiele: Tastatur für Eingabe, Bildschirm oder Drucker für Ausgabe.

- Enlastung der CPU durch spezifische Hardware in den Peripheriebausteinen; dezentrale technische Intelligenz.
 Beispiel: Parallel- ----> Serienwandler im SIO
- Entlastung der CPU durch die Interruptfähigkeit der Peripheriebausteine

(Unterschied: Polling ----- Interrupt)

- Entlastung der CPU durch Übernahme spezieller Aufgaben Beispiel: Ereigniszählung





```
4.3 Z80-PI0 (parallel I/0)
```

- 2 Kanäle A und B in einem Baustein (40 Pins)
- ¥ je 8 Datenleitungen und 2 Handshakeleitungen
- ¥ Betriebarten

 - Output-Mode
 Input-Mode
 bidirektionaler-Mode (nur Kanal A)
 Bit-Mode



REL. 2.0, MÄRZ 1984

Z80/4-5



4.3 Z80-CTC (counter-timer-circuit) 4 Kanäle pro Baustein (28 Pin) ¥ je ein vorsetzbares Zählregister von 8 Bit, das durch den Systemtakt oder durch externe Impulse dekrementiert wird. ¥ je ein Zähl-/Start-Eingang, sowie ein Zerocount-Ausgang Betriebsarten: - Zähler-Mode - Zeitgeber-Mode Beispiele: Zählen extern erzeugter Pulse Erzeugen eines Zeitrasters 0 0 0 356655







```
4.5 Z80-DMA (direct memory access)
```

- * 1 Kanal pro Baustein (40 Pin)
- * Anschlüsse zur Übernahme von Adreß-, Daten- und Steuerbusleitungen
- * Handshake-Anschlüsse WAIT und RDY für evtl. Destination Port
- * Funktionsweisen: Übertragung
 Suche
 Übertagung und Suche
- * Betriebsarten:
- Byte at a time - Burst - Continuous

Beispiel:

Ausgabe Speicherblock auf Peripheriegerät (z.B. Magnetplatte)



5. Interrupttechnik in Z80-Systemen

5.1. Definition

Ein Interrupt ist ein asynchron zum laufenden Programm auftretendes Ergebnis.

Die reguläre Ausführung eines Interrupts bedeutet:

- Unterbrechen des laufenden Programms nach Abschluß des gerade in Ausführung begriffenen Befehls
- Retten des aktuellen Befehlszählerstandes auf den Stack
- Anlauf eines anderen Programms der Interrupt-Service-Routine (ISR).

5.2. Nicht-maskierbarer Interrupt

Der Z80 verfügt über einen Eingang NMI (activ low): Non-maskable Interrupt.

Dieser Interrupteingang kann nicht gesperrt (maskiert) werden und dient zur Meldung von Katastrophen, wie z.B. Netzausfall.

Die CPU unterbricht nach der Ausführung des gerade aktuellen Befehls die Abarbeitung des Programms, rettet den aktuellen PC auf den Stack, lädt PC mit der Adresse O66H und fährt mit dem dort hinterlegten Befehl fort.

Die Wirkung des NMI ist demnach fast identisch mit einem CALL 066h

-Befehl.

5.3. Maskierbarer Interrupt

Der Eingang INT (activ low) wird für alle anderen Unterbrechungsanforderungen, herkommend z.B. von Peripherieelementen wie PIO, CTC, SIO, DMA, verwendet. Er kann gesperrt (maskiert) werden durch den Befehl DI (Disable Interrupt) oder durch den Hardware-RESET. Der Befehl EI (Enable Interrupt) hebt die Maskierung wieder auf.

REL. 2.0, MÄRZ 1984

Z80/5-1



Durch die Befehle IMO, IM1, IM2 wird die Betriebsart (Interrupt Mode) ausgewählt.

5.3.1. Mode 0

8080-kompatible Betriebsart. Die CPU sendet die Signale M1 und IORQ aus. Diese Signale werden in der Peripherie UND-verknüpft (M1 u IORQ = INTA, Interrupt Acknowledged).

Die CPU erwartet in diesem Zyklus ein Byte auf dem Datenbus, das sie als Befehl interpretieren wird. Üblicherweise sendet die Peripherie die Codierungen RST p (Restart auf Adresse p x 8, 1-Byte-Befehl) oder CALL (Aufruf eines Programms, 3-Byte-Befehl) aus.

Nach Erhalt des vollständigen Befehls wird dieser von der CPU ausgeführt.

Bei CALL erfolgen 1 INTA-Zyklus und 2 Memory-Read-Zyklen, auf die jedoch die Peripherie reagiern muß (zusätzliche Hardware!).

5.3.2. Mode 1

Einfachste Interruptart. Diese Betriebsart entspricht dem Vorgang beim nicht-maskierbaren Interrupt; es wird ein RST 038H ausgeführt.

REL. 2.0, MÄRZ 1984

Z80/5-2



5.3.3. Mode 2

Z80-Standard-Betriebsart. Es wird mit einem Vektor über eine Tabelle von ISR-Anfangsadresse verzweigt.

Im einzelnen:

Der Programmierer hinterlegt im Speicher eine Tabelle mit den Einsprungstellen seiner Interrupt-Service-Routinen (ISR):



Desweiteren hinterlegt der Programmierer (im Rahmen der System initialisierung) das High-Byte der Adresse des Tabellenanfangs im CPU-Register I (Interrupt Vektor - High-Byte). Damit ist es möglich, die Tabelle in jeden beliebigen Speicherbereich zu legen, sie darf nur nicht über eine 256-Byte-Grenze hinausragen.

Zur Vervollständigung des Interruptvektors wird in den Interruptvektor-Registern der Z80-Peripheriebausteine ein Low-Byte der Einsprungstelle hinterlegt und zwar für jede Interruptmöglichkeit ein spezifischer Wert.



zur CPU zwecks Ausführung

REL. 2.0, MÄRZ 1984

T T ISR ! 1. Befehl! "3" : ! !

!

!



Bei einem Interrupt, von einem Z80-Peripheriebaustein ausgelöst, (INT geht "low") arbeitet die CPU den laufenden Befehl noch bis zu seinem Ende ab und erkennt dann die Interrupt-Anforderung. Die CPU reagiert mit den Aussenden der Signale M1 und IORQ.

Der Peripheriebaustein (mit der höchsten Priorität), der einen Interrupt ausgesendet hat, erkennt M1 IORQ = INTA und reagiert mit dem Aussenden seines Vektors, des Low Bytes, auf den Datenbus.

Die CPU rettet den aktuellen PC, liest den Low-Byte-Vektor, setzt ihn mit dem Inhalt ihres I-Registers zusammen und transferiert die durch den Interruptvektor adressierte Zelle in den PC und maskiert den Interrupteingang INT.

Es schließt sich eine normale Befehlsholphase an: Die CPU arbeitet die ISR ab.



5.4. Verlassen einer ISR

Die Interrupt-Service-Routine arbeitet in der Art eines Unterprogramms und muß deswegen mittels RETURN verlassen werden. Dadurch wird der vorher gerettete PC vom Stack geholt und wieder als neuer PC-Inhalt installiert: die Verarbeitung des unterbrochenen Programms wird nahtlos fortgesetzt.

Neben der RETURN-Funktion ist jedoch noch der intern und zum Teil auch extern gespeicherte Interruptzustand rückzusetzten.

Da bei einem Non-Maskable-Interrupt (NMI) nur die CPU betroffen ist, genügt hier der Return über RETN. Neben der Stackfunktion stellt dieser den Maskierungszustand des INT Eingangs wieder auf den vor Eintritt von NMI vorhandenen Zustand (durch NMI war INT maskiert worden).

Bei einer über INT aufgerufenen ISR erfolgt der Return über RETI.

Die zusätzliche Funktion von RETI ist das Zurücksetzen des Peripherieelementes, dessen Interrupt gerade abgearbeitet worden ist: Der in der Priorität höchste interruptaktive Baustein (IEI = high, IEO = low) wartet auf das Erscheinen des Codes RETI (ED,40) während einer Befehlsholphase. Mit der Bedingung RETI M1 MREQ RD verläßt der Peripheriebaustein mit IEI = high und IEO = low den Interruptzustand und meldet seinerseits IEO = high.

Damit ist dieser Interrupt bedient und es wird zum unterbrochenen Programm verzweigt, das selbst wieder eine ISR niederer Priorität sein kann.

Z80/5-6



5.5. Prioritäten

Höchste Priorität in der CPU hat der Hardware-"Interrupt" BUS-REQUEST, der allerdings ein reiner Hardware-Vorgang ist.

Von den echten Interrupteingängen dominiert RESET über NMI und NMI über INT.

In der Peripherie werden Interrupts nach dem Daisy-Chain-Prinzip gekettet:

Die Bausteine sind bezüglich der Priorität in Serie geschaltet über die Signale



Peripheriebaustein P1 ist in der Prioritätskette über P2 und P3, P2 ist über P3.

Beispiel siehe Bild "Abarbeitung von Interrupts"

REL. 2.0, MÄRZ 1984

Z80/5-7









Stack

!

1

1

!

-

1





6. Vorgehensweise bei der Programmerstellung

6.1 Hauptpunkte der Programmentwicklung

Man muß sich bei einer Programmentwicklung darüber klar sein, daß es sich dabei nicht nur um das "Notieren" handelt, d.h. um das Niederschreiben des Programmes auf Papier. Vielmehr besteht eine solche Entwicklung aus folgenden Hauptkomponenten:

Problemanalyse
 Erarbeitung eines Lösungsvorschlages (Ablaufplan)
 Codieren in der gewünschten Sprache
 Eingeben und Übersetzen (Entwicklungssystem)
 Testen (Entwicklungssystem)

6.2 Problemanalyse

Einer der wichtigsten Punkte ist die Problemanalyse, mit der ein vorliegendes Problem bis in die Einzelheiten ausgeleuchtet wird. Versäumnisse die hier durch mangelnde Sorgfalt oder Vorausplanung entstehen, sind zu einem späteren Zeitpunkt in vielen Fällen nur noch unter unvertretbarem Aufwand korrigierbar.

Speziell die fehlende Betrachtung von Randwertbedingungen kann einen Lösungsvorschlag im nachhinein als ungeeignet und damit als unbrauchbar qualifizieren. Bei einer Entwicklung sollte deshalb diesem Stadium besondere Beachtung geschenkt werden!

REL. 1.0, MARZ 1984

Z80/6-1



6.3 Erarbeitung eines Lösungsweges

Kaum weniger wichtig ist die "professionelle" Erarbeitung eines Lösungsweges. Die Erfahrung zeigt jedoch, daß in vielen Fällen dieser Punkt schmählich vernachlässigt wurde.

Verständlich wird dies aus dem Drang, möglichst bald "Vorzeigbares" in Form von möglichst vielen Statements (= Befehlszeilen) zu produzieren. Logische Fehler, uneffiziente Programme und ein Mangel an Übersicht sind die nahezu unausweichliche Folge.

Bedenkt man, daß bei einer Programmentwicklung bis zu 50 % der Kosten beim Testen und korrigieren entstehen, gewinnt gerade diese Entwicklungsphase (zusammen mit der Problemanalyse) an Bedeutung. Die Erarbeitung eines Lösungsweges sollte unbedingt mit Hilfe von Flußdiagrammen bzw. Struktogrammen bei strukturierter Programmierung durchgeführt werden. Letzteres sind Programmablaufpläne, die nicht nur den Programmfluß festlegen, sondern auch seinen Aufbau (Struktur).

Eine Erleichterung ergibt sich weiterhin durch schrittweise Verfeinerung des Lösungsentwurfs: Man konzentriert sich zunächst auf die "große Linie" oder den "Rahmen", dann auf die Details.

Von Fall zu Fall, und in Abhängigkeit des Problems und des Programmierens kann die Detaillierung so weit gehen, daß ein direktes eins-zu-eins-mäßiges Übertragen des Programmflußplanes in die entsprechenden Befehle möglich wird.

Wesentliche Vorteile der geschilderten Methode sind:

- Verringerung des Zeitbedarfs zur Kodierung auf ein Minimum
- Große Übersichtlichkeit des Programmes
- Größtmögliche Vermeidung von logischen Fehlern
- Exakte Dokumentation
- Optimale Nachprüfbarkeit

6.4 Kodierung

Die Kodierung des Lösungsweges, d.h. die Umsetzung des Programmflußplanes in entsprechende Befehle sollte auf die Verwendung optimaler Befehle bzw. Befehlsfolgen ausgerichtet sein. Der Erfolg dieser Bemühung ist ein Programm, das bezüglich Speicherbedarf und Laufzeit ein Optimum darstellt. Eine möglichst weitgehende Detaillieferung des Programmablaufplanes erleichtert dabei die Kodierung, da zusätzliche Denkprozesse zur Aufstellung von Teilabläufen entfallen.

Zusammenfassend kann festgehalten werden, daß im Hinblick auf die Verringerung der Software-Erstellungs-Kosten der Problemanalyse, sowie der Erarbeitung des Lösungsweges größte Bedeutung zugemessen werden sollte. Investitionen in diese Entwicklungsphasen ergeben ein Mehrfaches an Zeitgewinn durch Verkürzung der Testphase.

REL. 1.0, MARZ 1984

Z80/6-2



/

Beispiel: - Differenzwertanzeige		· ·			
Genlante Vorgehensweise.					
depiante vorgenenswerse.					
1. Problemanalyse	a)	Problem definieren			
	ъ)	Randbedingungen festlegen			
2. Erarbeitung Lösungsvorschlag	a)	Entwurf eines Rahmen-Ablauf- Planes			
	b)	Herauslösen von Einzel- problemen			
	c)	Aufstellung von Flußplänen pro Teilaufgabe			
	d)	Verfeinerung der Ablaufpläne			
3. Codieren (in Assembler)	a)	Umsetzung in Assembler- befehle			
	ъ)	Bildung eines Gesamt- programmes			
zu 1a Problemstellung:					
<pre>zu 1a Problemstellung: Zwei Meßwerte A und B, die im binären (8bit) Format statisch vorliegen, sollen über zwei parallele I/O-Schnitt- stellen abgefragt und voneinander subtrahiert werden (C=A- B). Das Ergebnis wird anschließend über eine, das Vor- zeichen über eine weitere parallele I/O-Schnittstelle aus- gegeben.</pre>					
zu 1b Randbedingungen:					
<pre>zu 1b Randbedingungen: - Wert A Eingabe über PORT 1 (Adr. 08/0A) - Wert B Eingabe über PORT 2 (Adr. 09/0B) - Wert C Ausgabe über PORT 3 (Adr. 2C/2E) - Vorzeichen Ausg. über PORT 4 (Adr. 2D7/F) - 10malige Wiederholung des Vergleich-Vorgangs - Abstand von Messung zu Messung ca. 1 Sek. - Erste Messung ca. 1 Sek. nach dem Einschalten - Start durch RESET - Ende durch Auflaufen auf HALT - Anzeige des letzten Ergebnisses bis zum nächsten START - Stackbereich beginnend bei 2000H</pre>					

REL. 1.0, MÄRZ 1984

·

Z80/6**-**3


zu 2B Her	auslösung von Einzelproblemen aus dem Rahmenplan:
-	Initialisierung Zeitverzögerung Wertmanipulation
zu 2C Auf	stellung von Ablaufplänen pro Teilbereich:
-	Initialisierung
	! Stackpointer setzen !
	! ! Port 1 und 2 auf INPUT !
	! Port 3 und 4 auf OUTPUT !
	!
	! Anzeige löschen ! !
	! ! Schleifenregister setzen !





KURS Z80 EINFÜHRUNG

zu 3a Umsetzung in Assemblerbefehle: - Initialisierung LD SP, 2000H LD A, 7FH OUT (OAH),A OUT (OBH),A Stackpointer laden Port 1 auf Input Port 2 auf Input LD A, OFH OUT (2EH),A OUT (2FH),A Port 3 auf Output Port 4 auf Output LD A, O OUT (2CH), A OUT (2DH), A Anzeige löschen Anzeige löschen - Wertmanipulation IN A, (09H) Wert B lesen Wert B ins Reg. B LD B,A IN A, (08H) Wert A lesen SUB B Wert A - Wert B = Wert C JRNC, PLUS wenn Ergebnis > O LD D, 1wenn Ergebnis < O Vorzeichen = negativ JR WEITER PLUS: LD, D,O WEITER: OUT (2CH)?A Vorzeichen = positiv Ausgabe Ergebnis LD A,D OUT (2DH),A Ausgabe Vorzeichen - Zeitverzögerung Zählregister 1 laden LD B,OFFH Zählregister 1 retten Zählregister 2 laden Zählregister 2 decrementieren MARKE1: PUSH BC LD B,80H MARKE2: DJNZ MARKE2 falls = 0 zurück zu MARKE2 POP BC sonst Zählreg. 1 zurückholen Zählreg. 1 decrementieren, DJNZ MARKE1 falls = 0 zurück zu MARKE1

REL. 1.0, MÄRZ 1984

Z80/6-8

KURS Z80 EINFÜHRUNG

•

zu 3b Zusammensassung:

LD SP,2000H LD A,7FH OUT (OAH),A OUT (OBH),A LD A,OFH OUT (2FH),A OUT (2FH),A LD A,O OUT (2CH),A OUT (2DH),A LD E,10

NEU:

LD B,OFFH

MARKE1:

PUSH BC LD B,80H

MARKE2:

DJNZ MARKE2
POP BC
DJNZ MARKE1
IN A,(O9H)
LD B,A
IN A,(08H)
SUB B
IRNC PLUS
LD D,1
JR WEITER

PLUS:

ļ

•

	LD D,O
WEITER:	OUT (2CH),A
	LD A.D
	OUT (2DH).A
	DEC È
	JP NZ.NEU
	HALT

REL. 1.0, MÄRZ 1984



Z80-CPU Z80A-CPU

Technical Manual



Copyright© 1977 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

Chapter		Page	
1.0	Introduction	. 1	
2.0	Z80-CPU Architecture	. 3	
3.0	Z80-CPU Pin Description	. 7	
4.0	CPU Timing	. 11	
5.0	Z80-CPU Instruction Set	. 19	
6.0	Flags	. 39	
7.0	Summary of OP Codes and Execution Times	. 43	
8.0	Interrupt Response	. 55	
9.0	Hardware Implementation Examples	. 59	
10.0	Software Implementation Examples	. 63	
11.0	Electrical Specifications	. 69	
12.0	Z80-CPU Instruction Set Summary	. 73	

TABLE OF CONTENTS

1.0 INTRODUCTION

The term "microcomputer" has been used to describe virtually every type of small computing device designed within the last few years. This term has been applied to everything from simple "microprogrammed" controllers constructed out of TTL MSI up to low end minicomputers with a portion of the CPU constructed out of TTL LSI "bit slices." However, the major impact of the LSI technology within the last few years has been with MOS LSI. With this technology, it is possible to fabricate complete and very powerful computer systems with only a few MOS LSI components.

The Zilog Z-80 family of components is a significant advancement in the state-of-the art of microcomputers. These components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices a computer can be constructed with capabilities that only a minicomputer could previously deliver. This wide range of computational power allows standard modules to be constructed by a user that can satisfy the requirements of an extremely wide range of applications.

The major reason for MOS LSI domination of the microcomputer market is the low cost of these few LSI components. For example, MOS LSI microcomputers have already replaced TTL logic in such applications as terminal controllers, peripheral device controllers, traffic signal controllers, point of sale terminals, intelligent terminals and test systems. In fact the MOS LSI microcomputer is finding its way into almost every product that now uses electronics and it is even replacing many mechanical systems such as weight scales and automobile controls.

The MOS LSI microcomputer market is already well established and new products using them are being developed at an extraordinary rate. The Zilog Z-80 component set has been designed to fit into this market through the following factors:

- 1. The Z-80 is fully software compatible with the popular 8080A CPU offered from several sources. Existing designs can be easily converted to include the Z-80 as a superior alternative.
- 2. The Z-80 component set is superior in both software and hardware capabilities to any other microcomputer system on the market. These capabilities provide the user with significantly lower hardware and software development costs while also allowing him to offer additional features in his system.
- 3. For increased throughput the Z80A operating at a 4 MHZ clock rate offers the user significant speed advantages over competitive products.
- 4. A complete product line including full software support with strong emphasis on high level languages and a disk-based development system with advanced real-time debug capabilities is offered to enable the user to easily develop new products.

Microcomputer systems are extremely simple to construct using Z-80 components. Any such system consists of three parts:

- 1. CPU (Central Processing Unit)
- 2. Memory
- 3. Interface Circuits to peripheral devices

The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and in most cases data that is to be processed. For example, a typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory, check the parity and write it out to another peripheral device. Note that the Zilog component set includes the CPU and various general purpose I/O device controllers, while a wide range of memory devices may be used from any source. Thus, all required components can be connected together in a very simple manner with virtually no other external logic. The user's effort then becomes primarily one of software development. That is, the user can concentrate on describing his problem and translating it into a series of instructions that can be loaded into the microcomputer memory. Zilog is dedicated to making this step of software generation as simple as possible. A good example of this is our assembly language in which a simple mnemonic is used to represent every instruction that the CPU can perform. This language is self documenting in such a way that from the mnemonic the user can understand exactly what the instruction is doing without constantly checking back to a complex cross listing.

2.0 Z-80 CPU ARCHITECTURE

A block diagram of the internal architecture of the Z-80 CPU is shown in figure 2.0-1. The diagram shows all of the major elements in the CPU and it should be referred to throughout the following description.



FIGURE 2.0-1

2.1 CPU REGISTERS

The Z-80 CPU contains 208 bits of R/W memory that are accessible to the programmer. Figure 2.0-2 illustrates how this memory is configured into eighteen 8-bit registers and four 16-bit registers. All Z-80 registers are implemented using static RAM. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or in pairs as 16-bit registers. There are also two sets of accumulator and flag registers.

Special Purpose Registers

- 1. **Program Counter (PC).** The program counter holds the 16-bit address of the current instruction being fetched from memory. The PC is automatically incremented after its contents have been transferred to the address lines. When a program jump occurs the new value is automatically placed in the PC, overriding the incrementer.
- 2. Stack Pointer (SP). The stack pointer holds the 16-bit address of the current top of a stack located anywhere in external system RAM memory. The external stack memory is organized as a last-in first-out (LIFO) file. Data can be pushed onto the stack from specific CPU registers or popped off of the stack into specific CPU registers through the execution of PUSH and POP instructions. The data popped from the stack is always the last data pushed onto it. The stack allows simple implementation of multiple level interrupts, unlimited subroutine nesting and simplification of many types of data manipulation.





- 3. Two Index Registers (IX & IY). The two independent index registers hold a 16-bit base address that is used in indexed addressing modes. In this mode, an index register is used as a base to point to a region in memory from which data is to be stored or retrieved. An additional byte is included in indexed instructions to specify a displacement from this base. This displacement is specified as a two's complement signed integer. This mode of addressing greatly simplifies many types of programs, especially where tables of data are used.
- 4. Interrupt Page Address Register (I). The Z-80 CPU can be operated in a mode where an indirect call to any memory location can be achieved in response to an interrupt. The I Register is used for this purpose to store the high order 8-bits of the indirect address while the interrupting device provides the lower 8-bits of the address. This feature allows interrupt routines to be dynamically located anywhere in memory with absolute minimal access time to the routine.
- 5. Memory Refresh Register (R). The Z-80 CPU contains a memory refresh counter to enable dynamic memories to be used with the same ease as static memories. This 7-bit register is automatically incremented after each instruction fetch. The data in the refresh counter is sent out on the lower portion of the address bus along with a refresh control signal while the CPU is decoding and executing the fetched instruction. This mode of refresh is totally transparent to the programmer and does not slow down the CPU operation. The programmer can load the R register for testing purposes, but this register is normally not used by the programmer.

Accumulator and Flag Registers

The CPU includes two independent 8-bit accumulators and associated 8-bit flag registers. The accumulator holds the results of 8-bit arithmetic or logical operations while the flag register indicates specific conditions for 8 or 16-bit operations, such as indicating whether or not the result of an operation is equal to zero. The programmer selects the accumulator and flag pair that he wishes to work with with a single exchange instruction so that he may easily work with either pair.

General Purpose Registers

There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8-bit registers or as 16-bit register pairs by the programmer. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required, one set of general purpose registers and an accumulator/ flag register may be reserved for handling this very fast routine. Only a simple exchange commands need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

2.2 ARITHMETIC & LOGIC UNIT (ALU)

The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external data bus on the internal data bus. The type of functions performed by the ALU include:

Add	Left or right shifts or rotates (arithmetic and logical)
Subtract	Increment
Logical AND	Decrement
Logical OR	Set bit
Logical Exclusive OR	Reset bit
Compare	Test bit

2.3 INSTRUCTION REGISTER AND CPU CONTROL

As each instruction is fetched from memory, it is placed in the instruction register and decoded. The control sections performs this function and then generates and supplies all of the control signals necessary to read or write data from or to the registers, control the ALU and provide all required external control signals.

3.0 Z-80 CPU PIN DESCRIPTION

The Z-80 CPU is packaged in an industry standard 40 pin Dual In-Line Package. The I/O pins are shown in figure 3.0-1 and the function of each is described below.



D₀-D₇ (Data Bus)

M₁ (Machine Cycle one)

MREQ (Memory Request) In-state output, active high, A_0 - A_{15} constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges. I/O addressing uses the 8 lower address bits to allow the user to directly select up to 256 input or 256 output ports. A_0 is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address.

Tri-state input/output, active high. D_0 - D_7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

Output, active low. $\overline{M_1}$ indicates that the current machine cycle is the OP code fetch cycle of an instruction execution. Note that during execution of 2-byte op-codes, $\overline{M1}$ is generated as each op code byte is fetched. These two byte op-codes always begin with CBH, DDH, EDH or FDH. $\overline{M1}$ also occurs with \overline{IORQ} to indicate an interrupt acknowledge cycle.

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/Output Request)	Tri-state output, active low. The \overline{IORQ} signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated with an M1 signal when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during M ₁ time while I/O operations never occur during M ₁ time.
RD (Memory Read)	Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
WR (Memory Write)	Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.
RFSH (Refresh)	Output, active low. $\overrightarrow{\text{RFSH}}$ indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current $\overrightarrow{\text{MREQ}}$ signal should be used to do a refresh read to all dynamic memories.
HALT (Halt state)	Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.
WAIT (Wait)	Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU.
INT (Interrupt Request)	Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the BUSRQ signal is not active. When the CPU accepts the interrupt, an acknowledge signal (IORQ during M_1 time) is sent out at the beginning of the next instruction cycle. The CPU can respond to an interrupt in three different modes that are described in detail in section 5.4 (CPU Control Instructions).
NMI (Non Maskable Interrupt)	Input, negative edge triggered. The non maskable interrupt request line has a higher priority than \overline{INT} and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. \overline{NMI} automatically forces the Z-80 CPU to restart to location 0066_H . The program counter is automatically saved in the external stack so that the user can return to the program that was interrupted. Note that continuous WAIT cycles can prevent the current instruction from ending, and that a \overline{BUSRQ} will override a \overline{NMI} .

RESET	 Input, active low. RESET forces the program counter to zero and initializes the CPU. The CPU initialization includes: 1) Disable the interrupt enable flip-flop 2) Set Register I = 00_H 3) Set Register R = 00_H 4) Set Interrupt Mode 0
	During reset time, the address bus and data bus go to a high impedance state and all control output signals go to the inactive state.
BUSRQ (Bus Request)	Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses. When BUSRQ is activated, the CPU will set these buses to a high impedance state as soon as the current CPU machine cycle is terminated.
BUSAK (Bus Acknowledge)	Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.
Φ	Single phase TTL level clock which requires only a 330 ohm pull-up resistor to +5 volts to meet all clock requirements.

.

4.0 CPU TIMING

The Z-80 CPU executes instructions by stepping through a very precise set of a few basic operations. These include:

Memory read or write I/O device read or write Interrupt acknowledge

All instructions are merely a series of these basic operations. Each of these basic operations can take from three to six clock periods to complete or they can be lengthened to synchronize the CPU to the speed of external devices. The basic clock periods are referred to as T cycles and the basic operations are referred to as M (for machine) cycles. Figure 4.0-0 illustrates how a typical instruction will be merely a series of specific M and T cycles. Notice that this instruction consists of three machine cycles (M1, M2 and M3). The first machine cycle of any instruction is a fetch cycle which is four, five or six T cycles long (unless lengthened by the wait signal which will be fully described in the next section). The fetch cycle (M1) is used to fetch the OP code of the next instruction to be executed. Subsequent machine cycles move data between the CPU and memory or I/O devices and they may have anywhere from three to five T cycles (again they may be lengthened by wait states to synchronize the external devices to the CPU). The following paragraphs describe the timing which occurs within any of the basic machine cycles. In section 10, the exact timing for each instruction is specified.



BAS:C CPU TIMING EXAMPLE FIGURE 4.0-0

All CPU timing can be broken down into a few very simple timing diagrams as shown in figure 4.0-1 through 4.0-7. These diagrams show the following basic operations with and without wait states (wait states are added to synchronize the CPU to slow memory or I/O devices).

- 4.0-1. Instruction OP code fetch (M1 cycle)
- 4.0-2. Memory data read or write cycles
- 4.0-3. I/O read or write cycles
- 4.0-4. Bus Request/Acknowledge Cycle
- 4.0-5. Interrupt Request/Acknowledge Cycle
- 4.0-6. Non maskable Interrupt Request/Acknowledge Cycle
- 4.0-7. Exit from a HALT instruction

INSTRUCTION FETCH

Figure 4.0-1 shows the timing during an M1 cycle (OP code fetch). Notice that the PC is placed on the address bus at the beginning of the M1 cycle. One half clock time later the MREQ signal goes active. At this time the address to the memory has had time to stabilize so that the falling edge of MREQ can be used directly as a chip enable clock to dynamic memories. The RD line also goes active to indicate that the memory read data should be enabled onto the CPU data bus. The CPU samples the data from the memory on the data bus with the rising edge of the clock of state T3 and this same edge is used by the CPU to turn off the RD and MRQ signals. Thus the data has already been sampled by the CPU before the RD signal becomes inactive. Clock state T3 and T4 of a fetch cycle are used to refresh dynamic memories. (The CPU uses this time to decode and execute the fetched instruction so that no other operation could be performed at this time). During T3 and T4 the lower 7 bits of the address bus contain a memory refresh address and the RFSH signal becomes active to indicate that a refresh read of all dynamic memories should be accomplished. Notice that a RD signal is not generated during refresh time to prevent data from different memory segments from being gated onto the data bus. The MREQ signal during refresh time should be used to perform a refresh read of all memory elements. The refresh signal can not be used by itself since the refresh address is only guaranteed to be stable during MREQ time.



FIGURE 4.0-1

Figure 4.0-1A illustrates how the fetch cycle is delayed if the memory activates the WAIT line. During T2 and every subsequent Tw, the CPU samples the WAIT line with the falling edge of Φ . If the WAIT line is active at this time, another wait state will be entered during the following cycle. Using this technique the read cycle can be lengthened to match the access time of any type of memory device.





MEMORY READ OR WRITE

Figure 4.0-2 illustrates the timing of memory read or write cycles other than an OP code fetch (M1 cycle). These cycles are generally three clock periods long unless wait states are requested by the memory via the WAIT signal. The MREQ signal and the RD signal are used the same as in the fetch cycle. In the case of a memory write cycle, the MREQ also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The WR line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory. Furthermore the WR signal goes inactive one half T state before the address and data bus contents are changed so that the overlap requirements for virtually any type of semiconductor memory type will be met.





Figure 4.0-2A illustrates how a \overrightarrow{WAIT} request signal will lengthen any memory read or write operation. This operation is identical to that previously described for a fetch cycle. Notice in this figure that a separate read and a separate write cycle are shown in the same figure although read and write cycles can never occur simultaneously.



INPUT OR OUTPUT CYCLES

Figure 4.0-3 illustrates an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted. The reason for this is that during I/O operations, the time from when the IORQ signal goes active until the CPU must sample the WAIT line is very short and without this extra state sufficient time does not exist for an I/O port to decode its address and activate the WAIT line if a wait is required. Also, without this wait state it is difficult to design MOS I/O devices that can operate at full CPU speed. During this wait state time the WAIT request signal is sampled. During a read I/O operation, the RD line is used to enable the addressed port onto the data bus just as in the case of a memory read. For I/O write operations, the WR line is used as a clock to the I/O port, again with sufficient overlap timing automatically provided so that the rising edge may be used as a data clock.

Figure 4.0-3A illustrates how additional wait states may be added with the WAIT line. The operation is identical to that previously described.

BUS REQUEST/ACKNOWLEDGE CYCLE

Figure 4.0-4 illustrates the timing for a Bus Request/Acknowledge cycle. The BUSRQ signal is sampled by the CPU with the rising edge of the last clock period of any machine cycle. If the BUSRQ signal is active, the CPU will set its address, data and tri-state control signals to the high impedance state with the rising edge of the next clock pulse. At that time any external device can control the buses to transfer data between memory and I/O devices. (This is generally known as Direct Memory Access [DMA] using cycle stealing). The maximum time for the CPU to respond to a bus request is the length of a machine cycle and the external controller can maintain control of the bus for as many clock cycles as is desired. Note, however, that if very long DMA cycles are used, and dynamic memories are being used, the external controller must also perform the refresh function. This situation only occurs if very large blocks of data are transferred under DMA control. Also note that during a bus request cycle, the CPU cannot be interrupted by either a NMI or an INT signal.

14







INPUT OR OUTPUT CYCLES WITH WAIT STATES FIGURE 4.0-3A

15



BUS REQUEST/ACKNOWLEDGE CYCLE FIGURE 4.0-4

INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

Figure 4.0-5 illustrates the timing associated with an interrupt cycle. The interrupt signal (INT) is sampled by the CPU with the rising edge of the last clock at the end of any instruction. The signal will not be accepted if the internal CPU software controlled interrupt enable flip-flop is not set or if the BUSRQ signal is active. When the signal is accepted a special M1 cycle is generated. During this special M1 cycle the IORQ signal becomes active (instead of the normal MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Notice that two wait states are automatically added to this cycle. These states are added so that a ripple priority interrupt scheme can be easily implemented. The two wait states allow sufficient time for the ripple signals to stabilize and identify which I/O device must insert the response vector. Refer to section 8.0 for details on how the interrupt response vector is utilized by the CPU.



FIGURE 4.0-5

Figures 4.0-5A and 4.0-5B illustrate how a programmable counter can be used to extend interrupt acknowledge time. (Configured as shown to add one wait state)



EXTENDING INTERRUPT ACKNOWLEDGE TIME WITH WAIT STATE FIGURE 4.0-5A



FIGURE 4.0-5B

NON MASKABLE INTERRUPT RESPONSE

Figure 4.0-6 illustrates the request/acknowledge cycle for the non maskable interrupt. This signal is sampled at the same time as the interrupt line, but this line has priority over the normal interrupt and it can not be disabled under software control. Its usual function is to provide immediate response to important signals such as an impending power failure. The CPU response to a non maskable interrupt is similar to a normal memory read operation. The only difference being that the content of the data bus is ignored while the processor automatically stores the PC in the external stack and jumps to location $0066_{\rm H}$. The service routine for the non maskable interrupt must begin at this location if this interrupt is used.

HALT EXIT

Whenever a software halt instruction is executed the CPU begins executing NOP's until an interrupt is received (either a non maskable or a maskable interrupt while the interrupt flip flop is enabled). The two interrupt lines are sampled with the rising clock edge during each T4 state as shown in figure 4.0-7. If a non maskable interrupt has been received or a maskable interrupt has been received and the interrupt enable flip-flop is set, then the halt state will be exited on the next rising clock edge. The following cycle will then be an interrupt acknowledge cycle corresponding to the type of interrupt that was received. If both are received at this time, then the non maskable one will be acknowledged since it has highest priority. The purpose of executing NOP instructions while in the halt state is to keep the memory refresh signals active. Each cycle in the halt state is a normal M1 (fetch) cycle except that the data received from the memory is ignored and a NOP instruction is forced internally to the CPU. The halt acknowledge signal is active during this time to indicate that the processor is in the halt state.



18

5.0 Z-80 CPU INSTRUCTION SET

The Z-80 CPU can execute 158 different instruction types including all 78 of the 8080A CPU. The instructions can be broken down into the following major groups:

- Load and Exchange
- Block Transfer and Search
- Arithmetic and Logical
- Rotate and Shift
- Bit Manipulation (set, reset, test)
- Jump, Call and Return
- Input/Output
- Basic CPU Control

5.1 INTRODUCTION TO INSTRUCTION TYPES

The load instructions move data internally between CPU registers or between CPU registers and external memory. All of these instructions must specify a source location from which the data is to be moved and a destination location. The source location is not altered by a load instruction. Examples of load group instructions include moves between any of the general purpose registers such as move the data to Register B from Register C. This group also includes load immediate to any CPU register or to any external memory location. Other types of load instructions allow transfer between CPU registers and memory locations. The exchange instructions can trade the contents of two registers.

A unique set of block transfer instructions is provided in the Z-80. With a single instruction a block of memory of any size can be moved to any other location in memory. This set of block moves is extremely valuable when large strings of data must be processed. The Z-80 block search instructions are also valuable for this type of processing. With a single instruction, a block of external memory of any desired length can be searched for any 8-bit character. Once the character is found or the end of the block is reached, the instruction automatically terminates. Both the block transfer and the block search instructions can be interrupted during their execution so as to not occupy the CPU for long periods of time.

The arithmetic and logical instructions operate on data stored in the accumulator and other general purpose CPU registers or external memory locations. The results of the operations are placed in the accumulator and the appropriate flags are set according to the result of the operation. An example of an arithmetic operation is adding the accumulator to the contents of an external memory location. The results of the addition are placed in the accumulator. This group also includes 16-bit addition and subtraction between 16-bit CPU registers.

The rotate and shift group allows any register or any memory location to be rotated right or left with or without carry either arithmetic or logical. Also, a digit in the accumulator can be rotated right or left with two digits in any memory location.

The bit manipulation instructions allow any bit in the accumulator, any general purpose register or any external memory location to be set, reset or tested with a single instruction. For example, the most significant bit of register H can be reset. This group is especially useful in control applications and for controlling software flags in general purpose programming.

The jump, call and return instructions are used to transfer between various locations in the user's program. This group uses several different techniques for obtaining the new program counter address from specific external memory locations. A unique type of call is the restart instruction. This instruction actually contains the new address as a part of the 8-bit OP code. This is possible since only 8 separate addresses located in page zero of the external memory may be specified. Program jumps may also be achieved by loading register HL, IX or IY directly into the PC, thus allowing the jump address to be a complex function of the routine being executed.

The input/output group of instructions in the Z-80 allow for a wide range of transfers between external memory locations or the general purpose CPU registers, and the external I/O devices. In each case, the port number is provided on the lower 8 bits of the address bus during any I/O transaction. One instruction allows this port number to be specified by the second byte of the instruction while other Z-80 instructions allow it to be specified as the content of the C register. One major advantage of using the C register as a pointer to the I/O device is that it allows different I/O ports to share common software driver routines. This is not possible when the address is part of the OP code if the routines are stored in ROM. Another feature of these input instructions that they set the flag register automatically so that additional operations are not required to determine the state of the input data (for example its parity). The Z-80 CPU includes single instructions that can move blocks of data (up to 256 bytes) automatically to or from any I/O port directly to any memory location. In conjunction with the dual set of general purpose registers, these instructions provide for fast I/O block transfer rates. The value of this I/O instruction set is demonstrated by the fact that the Z-80 CPU can provide all required floppy disk formatting (i.e., the CPU provides the preamble, address, data and enables the CRC codes) on double density floppy disk drives on an interrupt driven basis.

Finally, the basic CPU control instructions allow various options and modes. This group includes instructions such as setting or resetting the interrupt enable flip flop or setting the mode of interrupt response.

5.2 ADDRESSING MODES

Most of the Z-80 instructions operate on data stored in internal CPU registers, external memory or in the I/O ports. Addressing refers to how the address of this data is generated in each instruction. This section gives a brief summary of the types of addressing used in the Z-80 while subsequent sections detail the type of addressing available for each instruction group.

Immediate. In this mode of addressing the byte following the OP code in memory contains the actual operand.



Examples of this type of instruction would be to load the accumulator with a constant, where the constant is the byte immediately following the OP code.

Immediate Extended. This mode is merely an extension of immediate addressing in that the two bytes following the OP codes are the operand.



Examples of this type of instruction would be to load the HL register pair (16-bit register) with 16 bits (2 bytes) of data.

Modified Page Zero Addressing. The Z-80 has a special single byte call instruction to any of 8 locations in page zero of memory. This instruction (which is referred to as a restart) sets the PC to an effective address in page zero. The value of this instruction is that it allows a single byte to specify a complete 16-bit address where commonly called subroutines are located, thus saving memory space.

$$b_7$$
 OP Code one byte
 b_0 Effective address is $(b_5 \ b_4 \ b_3 \ 000)_7$

Relative Addressing. Relative addressing uses one byte of data following the OP code to specify a displacement from the existing program to which a program jump can occur. This displacement is a signed two's complement number that is added to the address of the OP code of the following instruction.



Jump relative (one byte OP code) 8-bit two's complement displacement added to Address (A+2)

The value of relative addressing is that it allows jumps to nearby locations while only requiring two bytes of memory space. For most programs, relative jumps are by far the most prevalent type of jump due to the proximity of related program segments. Thus, these instructions can significantly reduce memory space requirements. The signed displacement can range between +127 and -128 from A + 2. This allows for a total displacement of +129 to -126 from the jump relative OP code address. Another major advantage is that it allows for relocatable code.

Extended Addressing. Extended Addressing provides for two bytes (16 bits) of address to be included in the instruction. This data can be an address to which a program can jump or it can be an address where an operand is located.



Extended addressing is required for a program to jump from any location in memory to any other location, or load and store data in any memory location.

When extended addressing is used to specify the source or destination address of an operand, the notation (nn) will be used to indicate the content of memory at nn, where nn is the 16-bit address specified in the instruction. This means that the two bytes of address nn are used as a pointer to a memory location. The use of the parentheses always means that the value enclosed within them is used as a pointer to a memory location. For example, (1200) refers to the contents of memory at location 1200.

Indexed Addressing. In this type of addressing, the byte of data following the OP code contains a displacement which is added to one of the two index registers (the OP code specifies which index register is used) to form a pointer to memory. The contents of the index register are not altered by this operation.



An example of an indexed instruction would be to load the contents of the memory location (Index Register + Displacement) into the accumulator. The displacement is a signed two's complement number. Indexed addressing greatly simplifies programs using tables of data since the index register can point to the start of any table. Two index registers are provided since very often operations require two or more tables. Indexed addressing also allows for relocatable code.

The two index registers in the Z-80 are referred to as IX and IY. To indicate indexed addressing the notation:

(IX+d) or (IY+d)

is used. Here d is the displacement specified after the OP code. The parentheses indicate that this value is used as a pointer to external memory.

Register Addressing. Many of the Z-80 OP codes contain bits of information that specify which CPU register is to be used for an operation. An example of register addressing would be to load the data in register B into register C.

Implied Addressing. Implied addressing refers to operations where the OP code automatically implies one or more CPU registers as containing the operands. An example is the set of arithmetic operations where the accumulator is always implied to be the destination of the results.

Register Indirect Addressing. This type of addressing specifies a 16-bit CPU register pair (such as HL) to be used as a pointer to any location in memory. This type of instruction is very powerful and it is used in a wide range of applications.

An example of this type of instruction would be to load the accumulator with the data in the memory location pointed to by the HL register contents. Indexed addressing is actually a form of register indirect addressing except that a displacement is added with indexed addressing. Register indirect addressing allows for very powerful but simple to implement memory accesses. The block move and search commands in the Z-80 are extensions of this type of addressing where automatic register incrementing, decrementing and comparing has been added. The notation for indicating register indirect addressing is to put parentheses around the name of the register that is to be used as the pointer. For example, the symbol

(HL)

specifies that the contents of the HL register are to be used as a pointer to a memory location. Often register indirect addressing is used to specify 16-bit operands. In this case, the register contents point to the lower order portion of the operand while the register contents are automatically incremented to obtain the upper portion of the operand.

Bit Addressing. The Z-80 contains a large number of bit set, reset and test instructions. These instructions allow any memory location or CPU register to be specified for a bit operation through one of three previous addressing modes (register, register indirect and indexed) while three bits in the OP code specify which of the eight bits is to be manipulated.

ADDRESSING MODE COMBINATIONS

Many instructions include more than one operand (such as arithmetic instructions or loads). In these cases, two types of addressing may be employed. For example, load can use immediate addressing to specify the source and register indirect or indexed addressing to specify the destination.

5.3 INSTRUCTION OP CODES

This section describes each of the Z-80 instructions and provides tables listing the OP codes for every instruction. In each of these tables the OP codes in bold type are identical to those offered in the 8080A CPU. Also shown is the assembly language mnemonic that is used for each instruction. All instruction OP codes are listed in hexadecimal notation. Single byte OP codes require two hex characters while double byte OP codes require four hex characters. The conversion from hex to binary is repeated here for convenience.

Hex		Binary		Decimal	Hex Binary	Decimal
. 0	=	0000	=	0	8 = 1000 =	8
1	=	0001	=	1	9 = 1001 =	9
2	=	0010	=	2	A = 1010 =	10
3	=	0011	=	3	B = 1011 =	11
4	=	0100	=	4	C = 1100 =	12
5	=	0101	=	5	D = 1101 =	13
6	=	0110	=	6	E = 1110 =	14
7	=	0111	=	7	F = 1111 =	15

Z-80 instruction mnemonics consist of an OP code and zero, one or two operands. Instructions in which the operand is implied have no operand. Instructions which have only one logical operand or those in which one operand is invariant (such as the Logical OR instruction) are represented by a one operand mnemonic. Instructions which may have two varying operands are represented by two operand mnemonics.

LOAD AND EXCHANGE

Table 5.3-1 defines the OP code for all of the 8-bit load instructions implemented in the Z-80 CPU. Also shown in this table is the type of addressing used for each instruction. The source of the data is found on the top horizontal row while the destination is specified by the left hand column. For example, load register C from register B uses the OP code 48H. In all of the tables the OP code is specified in hexadecimal notation and the 48H (=0100 1000 binary) code is fetched by the CPU from the external memory during M1 time, decoded and then the register transfer is automatically performed by the CPU.

The assembly language mnemonic for this entire group is LD, followed by the destination followed by the source (LD DEST., SOURCE). Note that several combinations of addressing modes are possible. For example, the source may use register addressing and the destination may be register indirect; such as load the memory location pointed to by register HL with the contents of register D. The OP code for this operation would be 72. The mnemonic for this load instruction would be as follows:

LD (HL), D

The parentheses around the HL means that the contents of HL are used as a pointer to a memory location. In all Z-80 load instruction mnemonics the destination is always listed first, with the source following. The Z-80 assembly language has been defined for ease of programming. Every instruction is self documenting and programs written in Z-80 language are easy to maintain.

Note in table 5.3-1 that some load OP codes that are available in the Z-80 use two bytes. This is an efficient method of memory utilization since 8, 16, 24 or 32 bit instructions are implemented in the Z-80. Thus often utilized instructions such as arithmetic or logical operations are only 8-bits which results in better memory utilization than is achieved with fixed instruction sizes such as 16-bits.

All load instructions using indexed addressing for either the source or destination location actually use three bytes of memory with the third byte being the displacement d. For example a load register E with the operand pointed to by IX with an offset of +8 would be written:

LD E, (IX + 8)

The instruction sequence for this in memory would be:



The two extended addressing instructions are also three byte instructions. For example the instruction to load the accumulator with the operand in memory location 6F32H would be written:

LD A, (6F 32H)

and its instruction sequence would be:



Notice that the low order portion of the address is always the first operand.

The load immediate instructions for the general purpose 8-bit registers are two-byte instructions. The instruction load register H with the value 36H would be written:

LD H, 36H

and its sequence would be:

Address A OP Code 26 A+1 36 Operand

Loading a memory location using indexed addressing for the destination and immediate addressing for the source requires four bytes. For example:

LD (IX - 15), 21H

would appear as:



Notice that with any indexed addressing the displacement always follows directly after the OP code.

Table 5.3-2 specifies the 16-bit load operations. This table is very similar to the previous one. Notice that the extended addressing capability covers all register pairs. Also notice that register indirect operations specifying the stack pointer are the PUSH and POP instructions. The mnemonic for these instructions is "PUSH" and "POP." These differ from other 16-bit loads in that the stack pointer is automatically decremented and incremented as each byte is pushed onto or popped from the stack respectively. For example the instruction:

PUSHAF

is a single byte instruction with the OP code of F5H. When this instruction is executed the following sequence is generated:

Decrement SP LD (SP), A Decrement SP LD (SP), F

Thus the external stack now appears as follows:



										sou	RCE							
			IMP	LIED			F	EGISTE	R			REG		ECT	IND	EXED	EXT. ADDR.	IMME.
			1	R	A	8	C	D	E	н	L	(HL)	(BC)	(DE)	(IX + d)	(IY + d)	(nn)	n
		A	ED 57	ED SF	7F	78	79	7A	78	7C	70	7E	0A	1A	D0 7E 1	FD 7E 1	3А п п	3E n
		8			47	40	41	42	43	44	45	46			0D 46 d	FD 46 d		06 n
		c			4F	48	49	4.4	48	4C	4D	4E			DD 4E d	FD 4E d		0E n
	REGISTER	D			57	50	51	52	53	54	55	56			DD 56 d	FD 56 d		16 n
		E			5F	58	59	5A	5 8	5C	5D	5E			DD 5E d	FD SE d		1E n
		н			67	60	61	62	63	64	65	66			DD 66 d	FD 66 d		215 n
		L			6F	68	69	6A	68	6C	6D	6E			00 6E d	4 9 19		2E 17
NATION	REG INDIRECT	(HL)			Π	70	71	72	73	74	75							36 n
		(8C)			02													
		(DE)			12													
		(IX+d)			0D 77 d	DD 70 d	DD 71 d	DD 72 d	DD 73 d	DD 74 d	DD 75 d							00 36 5
	INDEXED	(17+4)			FD 77 d	FD 70 d	FD 71 d	FD 72 d	FD 73 d	FD 74 d	FD 75 d							FO 36 d
	EXT. ADOR	(nn)			32 n n													
		1			ED 47													
	IMPLIED	R			ED 5F													

DESTINATIO

8 BIT LOAD GROUP 'LD' TABLE 5.3-1 The POP instruction is the exact reverse of a PUSH. Notice that all PUSH and POP instructions utilize a 16-bit operand and the high order byte is always pushed first and popped last. That is a:

PUSH	BC	is PUSH	В	then C
PUSH	DE	is PUSH	D	then E
PU SH	HL	is PUSH	Η	then L
POP	HL	is POP	L	then H

The instruction using extended immediate addressing for the source obviously requires 2 bytes of data following the OP code. For example:

LD DE. 0659H

will be:



In all extended immediate or extended addressing modes, the low order byte always appears first after the OP code.

Table 5.3-3 lists the 16-bit exchange instructions implemented in the Z-80. OP code 08H allows the programmer to switch between the two pairs of accumulator flag registers while D9H allows the programmer to switch between the duplicate set of six general purpose registers. These OP codes are only one byte in length to absolutely minimize the time necessary to perform the exchange so that the duplicate banks can be used to effect very fast interrupt response times.

BLOCK TRANSFER AND SEARCH

Table 5.3-4 lists the extremely powerful block transfer instructions. All of these instructions operate with three registers.

HL points to the source location. DE points to the destination location. BC is a byte counter.

After the programmer has initialized these three registers, any of these four instructions may be used. The LDI (Load and Increment) instruction moves one byte from the location pointed to by HL to the location pointed to by DE. Register pairs HL and DE are then automatically incremented and are ready to point to the following locations. The byte counter (register pair BC) is also decremented at this time. This instruction is valuable when blocks of data must be moved but other types of processing are required between each move. The LDIR (Load, increment and repeat) instruction is an extension of the LDI instruction. The same load and increment operation is repeated until the byte counter reaches the count of zero. Thus, this single instruction can move any block of data from one location to any other.

Note that since 16-bit registers are used, the size of the block can be up to 64K bytes (1K = 1024) long and it can be moved from any location in memory to any other location. Furthermore the blocks can be overlapping since there are absolutely no constraints on the data that is used in the three register pairs.

The LDD and LDDR instructions are very similar to the LDI and LDIR. The only difference is that register pairs HL and DE are decremented after every move so that a block transfer starts from the highest address of the designated block rather than the lowest.

						SOURCE												
					IMM. EXT.	EXT. ADDR.	REG.											
			AF	вс	DE	HL	SP	іх	IY	nn	(nn)	(SP)						
		AF										- F1						
		BC					<u></u>			01 n n	ED 48 n	C1						
	REC	REC	RE	RE	REC	REG	REC	DE								11 n n	ED 58 n	D1
DESTINATION	G I S T	HL								21 n n	2A n	E1						
	Ř	SP				F9		DD F9	FD F9	31 n	ED 78 n							
		IX								DD 21 n	DD 2A n	DD E1						
		IY								FD 21 n	FD 2A n	FD E1						
2	EXT. ADDR.	(nn)		ED 43 n	ED 53 n n	22 n n	ED 73 n	DD 22 n	FD 22 n n									
	REG. IND.	(SP)	F5	G	D5	E5		DD E5	FD E5									
t i	A					•		L		.	L	4						

NOTE: The Push & Pop Instructions adjust the SP after every execution

•

16 BIT LOAD GROUP 'LD' 'PUSH' AND 'POP' TABLE 5.3–2

POP INSTRUCTIONS

		IMPLIED ADDRESSING									
		AF	BC, DE & HL	HL	іх	IY					
IMPLIED	AF	08									
	BC, DE & HL		D9								
	DE			EB							
REG. INDIR.	(SP)			E3	DD E3	FD E3					

EXCHANGES 'EX' AND 'EXX' TABLE 5.3-3



Table 5.3-5 specifies the OP codes for the four block search instructions. The first, CPI (compare and increment) compares the data in the accumulator, with the contents of the memory location pointed to by register HL. The result of the compare is stored in one of the flag bits (see section 6.0 for a detailed explanation of the flag operations) and the HL register pair is then incremented and the byte counter (register pair BC) is decremented.

The instruction CPIR is merely an extension of the CPI instruction in which the compare is repeated until either a match is found or the byte counter (register pair BC) becomes zero. Thus, this single instruction can search the entire memory for any 8-bit character.

The CPD (Compare and Decrement) and CPDR (Compare, Decrement and Repeat) are similar instructions, their only difference being that they decrement HL after every compare so that they search the memory in the opposite direction. (The search is started at the highest location in the memory block).

It should be emphasized again that these block transfer and compare instructions are extremely powerful in string manipulation applications.

ARITHMETIC AND LOGICAL

Table 5.3-6 lists all of the 8-bit arithmetic operations that can be performed with the accumulator, also listed are the increment (INC) and decrement (DEC) instructions. In all of these instructions, except INC and DEC, the specified 8-bit operation is performed between the data in the accumulator and the source data specified in the table. The result of the operation is placed in the accumulator with the exception of compare (CP) that leaves the accumulator unaffected. All of these operations affect the flag register as a result of the specified operation. (Section 6.0 provides all of the details on how the flags are affected by any instruction type). INC and DEC instructions specify a register or a memory location as both source and destination of the result. When the source operand is addressed using the index registers the displacement must follow directly. With immediate addressing the actual operand will follow directly. For example the instruction:

AND 07H

would appear as:

Address A	E6	OP Code
A+1	07	Operand

	N
REG. INDIR.	
(HL)	
ED A1	'CPI' Inc HL, Dec BC
ED B1	'CPIR', Inc HL, Dec BC repeat until BC = 0 or find match
ED A9	'CPD' Dec HL & BC
ED 89	'CPDR' Dec HL & BC Repeat until BC = 0 or find match

ſ

HL points to location in memory to be compared with accumulator contents BC is byte counter

BLOCK SEARCH GROUP TABLE 5.3–5

Assuming that the accumulator contained the value F3H the result of 03H would be placed in the accumulator:

Acc before operation	11110011 = F3H
Operand	0000 0111 = 07H
Result to Acc	0000 0011 = 03H

The Add instruction (ADD) performs a binary add between the data in the source location and the data in the accumulator. The subtract (SUB) does a binary subtraction. When the add with carry is specified (ADC) or the subtract with carry (SBC), then the carry flag is also added or subtracted respectively. The flags and decimal adjust instruction (DAA) in the Z-80 (fully described in section 6.0) allow arithmetic operations for:

multiprecision packed BCD numbers

multiprecision signed or unsigned binary numbers

multiprecision two's complement signed numbers

Other instructions in this group are logical and (AND), logical or (OR), exclusive or (XUR) and compare (CP).

There are five general purpose arithmetic instructions that operate on the accumulator or carry flag. These five are listed in table 5.3-7. The decimal adjust instruction can adjust for subtraction as well as addition, thus making BCD arithmetic operations simple. Note that to allow for this operation the flag N is used. This flag is set if the last arithmetic operation was a subtract. The negate accumulator (NEG) instruction forms the two's complement of the number in the accumulator. Finally notice that a reset carry instruction is not included in the Z-80 since this operation can be easily achieved through other instructions such as a logical AND of the accumulator with itself.

Table 5.3-8 lists all of the 16-bit arithmetic operations between 16-bit registers. There are five groups of instructions including add with carry and subtract with carry. ADC and SBC affect all of the rlags. These two groups simplify address calculation operations or other 16-bit arithmetic operations.
							_				
			REGIST		REG. INDIR. INDEX		XED	IMMED.			
	A	в	с	D	E	н	L	(HL)	(IX+d)	(IY+d)	n
'ADD'	87	80	81	82	83	84	85	86	DD 86 d	FD 86 d	C6 n
ADD w CARRY 'ADC'	8F	88	8 9	88	88	8C	8D	8E	DD 8E d	FD 8E d	CE n
SUBTRACT 'SUB'	97	90	91	92	93	94	95	96	DD 96 d	FD 96 d	D6 n
SUB w CARRY 'SBC'	9F	98	99	9A	9 8	90	9 D	9E	DD 9E d	FD 9E d	DE n
'AND'	A7	AO	A1	A2	A3	A	A 5	A6	DD A6 d	FD A6 d	E6 n
'XOR'	AF	A8	A9	AA	AB	AC	AD	AE	DD AE d	FD AE d	EE
'OR'	87	80	B1	B2	B3	B 4	85	B6	DD B6 d	FD B6 d	F6 n
COMPARE 'CP'	BF	B 8	B 9	BA	B8	BC	BD	BE	DD BE d	FD BE d	FE
INCREMENT 'INC'	3C	04	0C	14	10	24	[.] 2C	34	DD 34 d	FD 34 d	
DECREMENT 'DEC'	3D	05	0D	15	1D	25	2D	35	DD 35 d	FD 35 d	

SOURCE

٠

8 BIT ARITHMETIC AND LOGIC TABLE 5.3-6

Decimal Adjust Acc, 'DAA'	27
Complement Acc, 'CPL'	2F
Negate Acc, 'NEG' (2's complement)	ED 44
Complement Carry Flag, 'CCF'	3F
Set Carry Flag, 'SCF'	37

GENERAL PURPOSE AF OPERATIONS TABLE 5.3-7

								000			
		REGISTER ADDRESSING								INDE	XED
	81T	A	8	с	D	E	н	L	(HL)	(IX+d)	(17+d)
	0	C8 47	C8 40	C8 41	C8 42	C8 43	C8 44	C8 45	C8 46	00 C8 d 46	FD CB d 46
	1	C8 4F	C8 48	C8 49	C8 4A	C8 48	C8 4C	C8 40	C8 4E	00 C8 4 4	FD C8 d 4E
	2	C8 57	CB 50	C8 51	C8 52	C8 53	C3 54	C8 55	C8 56	00 08 156	FD C8 d 56
TEST	3	08 5F	C8 58	C8 59	C8 5A	C8 58	C8 5C	C8 5D	C8 5E	0080	FD CB d 5E
'BIT'	4	C3 57	C8 30	C8 61	C8 62	ය8 33	C8 54	C8 65	C3 56	00 08 166	FD C8 66
	5	C8 6F	C8 68	C8 69	C8 6A	C3 68	C8 6C	C8 6D	C8 6E	00 C8 6E	FD C8 d 6E
	6	C33 77	C8 70	C8 71	C8 72	C8 73	C8 74	68 75	C8 76	00 C8 d 76	FD C83 d 76
	7	C8 7F	C8 78	C B 79	C8 7A	C8 78	C8 7C	C8 7D	C8 7E	008 075 75	FD C8 d 7 E
	0	C8 87	CB 80	C8 81	C8 32	C8 83	C8 34	C8 85	C8 36	8°400	FD C8 1 36
	1	C8 8F	C8 88	C8 89	C8 8A	C8 88	C8 3C	C8 3D	C8 8E	# 600 100	FD C8 dE
	2	C8 97	C8 90	C8 91	C8 92	C8 93	C8 94	C8 95	C8 96	8° 80	FD C8 0 36
RESET	3	C8 9F	C8 98	C8 99	C8 9A	C8 98	C8 9C	C8 90	C8 9E	00 08 96	FD C8 d 9E
'RES'	4	C8 A7	C3 A0	CB A1	C8 A2	C8 A3	CB A4	C8 A5	C8 A6	0000 0000 0000 0000 0000 0000 0000 0000 0000	FD C8 d A6
	5	CB AF	CB AS	C8 A9	C8 AA	C8 A8	C8 AC	C8 AD	C8 AE		FD CS d AE
	6	C3 87	C8 80	C8 81	C8 82	C8 83	C8 84	C8 85	C8 86	00 C8 4 86	FD C8 d 86
	7	C8 8F	C8 38	C8 89	CB BA	C3 88	C8 8C	C8 5D	C8 SE	DD CS d SE	FO CB d BE
	0	C8 C7	82	CB C1	ពន	ព ព	ខួង	C8 C5	88	00 C8 d C6	FD C8 d C8
	1	CB CF	88 8	88	C8 CA	C8 C8	C8 C2	C8 CD	CB CE	00 08 0 0 0 0 0	FD CB d C
	2	C8 07	C8 D0	C3 D1	C3 D2	C3 D3	C8 D4	C8 D5	C8 D6	00 00 00 06	FD C8 d D6
SET	3	C8 DF	C8 08	C8 09	CS DA	C8 08	CS DC	C8 00	C8 DE	00 CB 0 0 E	FD CB d DE
'SET'	4	C8 E7	C8 E0	C8 E1	C8 E2	C8 E3	C8 E4	C8 E5	C8 E5	DD C8 d 56	FD C8 d E6
	5	CB EF	C8 E8	CB E9	CB EA	C8 E3	CB EC	CB ED	C 8 EE	DD CS d EE	FD CB d EE
	6	CB F7	CB F0	C8 F1	C8 F2	C8 F3	C8 F4	C3 F5	C8 F6	DD C8 4 F6	FD C8 d F6
	7	CB FF	C8 F8	C8 F9	CB FA	CB FB	CB FC	C8 FD	C3 7€		FD CB d FE

÷

.

\$

1

2

-

į

BIT MANIPULATION GROUP TABLE 5.3-10

Disable Interrupt		prevent interrupt before routine is exited.
LD A, n OUT n, A	-	notify peripheral that service routine is complete
Enable Interrupt		
Return		

This seven byte sequence can be replaced with the one byte El instruction and the two byte RETI instruction in the Z80. This is important since interrupt service time often must be minimized.

To facilitate program loop control the instruction DJNZ e can be used advantageously. This two byte, relative jump instruction decrements the B register and the jump occurs if the B register has not been decremented to zero. The relative displacement is expressed as a signed two's complement number. A simple example of its use might be:

Address	Instruction	Comments
N, N + 1	LD B, 7	; set B register to count of 7
N + 2 to N + 9	(Perform a sequence of instructions)	; loop to be performed 7 times
N + 10, N + 11	DJNZ -8	; to jump from N + 12 to N + 2
N + 12	(Next Instruction)	

			UN- COND.	CARRY	NON CARRY	ZERO	NON ZERO	PARITY EVEN	PARITY ODD	SIGN NEG	SIGN POS	REG B≠0
JUMP 'JP'	IMMED. EXT.	nn	C3 n n	DA n n	D2 n n	CA n n	C2 n n	EA n n	E2 n n	FA n n	F2 n n	
JUMP 'JR'	RELATIVE	PC+e	18 e-2	38 +2	30 €2	28 €2	20 €-2					
JUMP 'JP'		(HL)	E9									
JUMP 'JP'	REG. INDIR.	(IX)	DD E9									
JUMP 'JP'		(IY)	FD E9									
'CALL'	IMMED. EXT.	nn	CD n n	DC n n	D4 n n	CC n n	C4 -n n	EC n n	E4 n n	FC n n	F4 n n	
DECREMENT B, JUMP IF NON ZERO 'DJNZ'	RELATIVE	PC+e										10 c- 2
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	63	D8	D0		8	E8	EO	FB	FO	
RETURN FROM	REG. INDIR.	(SP) (SP+1)	ED 4D									
RETURN FROM NON MASKABLE INT 'RETN'	REG. INDIR.	(SP) (SP+1)	ED 45									

CONDITION

NOTE-CERTAIN FLAGS HAVE MORE

THAN ONE PURPOSE.

REFER TO SECTION 6.0 FOR DETAILS

JUMP, CALL and RETURN GROUP TABLE 5.3–11

			SOUR	RCE				
			BC	DE	HL	SP	іх	IY
		HL	09	19	29	39		
	'ADD'	IX	DD 09	DD 19		DD 39	DD 29	
DESTINATION		IY	FD 09	FD 19		FD 39		FD 29
	ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
	SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	ED 62	ED 72		
	INCREMENT 'INC		03	13	23	33	DD 23	FD 23
	DECREMENT 'DE	C .	08	18	28	38	DD 2B	FD 28

16 BIT ARITHMETIC TABLE 5.3-8

ROTATE AND SHIFT

A major capability of the Z-80 is its ability to rotate or shift data in the accumulator, any general purpose register, or any memory location. All of the rotate and shift OP codes are shown in table 5.3-9. Also included in the Z-80 are arithmetic and logical shift operations. These operations are useful in an extremely wide range of applications including integer multiplication and division. Two BCD digit rotate instructions (RRD and RLD) allow a digit in the accumulator to be rotated with the two digits in a memory location pointed to by register pair HL. (See figure 5.3-9). These instructions allow for efficient BCD arithmetic.

BIT MANIPULATION

The ability to set, reset and test individual bits in a register or memory location is needed in almost every program. These bits may be flags in a general purpose software routine, indications of external control conditions or data packed into memory locations to make memory utilization more efficient.

The Z-80 has the ability to set, reset or test any bit in the accumulator, any general purpose register or any memory location with a single instruction. Table 5.3-10 lists the 240 instructions that are available for this purpose. Register addressing can specify the accumulator or any general purpose register on which the operation is to be performed. Register indirect and indexed addressing are available to operate on external memory locations. Bit test operations set the zero flag (Z) if the tested bit is a zero. (Refer to section 6.0 for further explanation of flag operation).

JUMP, CALL AND RETURN

Figure 5.3-11 lists all of the jump, call and return instructions implemented in the Z-80 CPU. A jump is a branch in a program where the program counter is loaded with the 16-bit value as specified by one of the three available addressing modes (Immediate Extended, Relative or Register Indirect). Notice that the jump group has several different conditions that can be specified to be met before the jump will be made. If these conditions are not met, the program merely continues with the next sequential instruction. The conditions are all dependent on the data in the flag register. (Refer to section 6.0 for details on the flag register). The immediate extended addressing is used to jump to any location in the memory. This instruction requires three bytes (two to specify the 16-bit address) with the low order address byte first followed by the high order address byte.



ROTATES AND SHIFTS TABLE 5.3–9

For example an unconditional Jump to memory location 3E32H would be:

Address A	C3	OP Code
A+1	32	Low order address
A+2	3E	High order address

The relative jump instruction uses only two bytes, the second byte is a signed two's complement displacement form the existing PC. This displacement can be in the range of +129 to -126 and is measured from the address of the instruction OP code.

Three types of register indirect jumps are also included. These instructions are implemented by loading the register pair HL or one of the index registers IX or IY directly into the PC. This capability allows for program jumps to be a function of previous calculations.

A call is a special form of a jump where the address of the byte following the call instruction is pushed onto the stack before the jump is made. A return instruction is the reverse of a call because the data on the top of the stack is popped directly into the PC to form a jump address. The call and return instructions allow for simple subroutine and interrupt handling. Two special return instructions have been included in the Z-80 family of components. The return from interrupt instruction (RETI) and the return from non maskable interrupt (RETN) are treated in the CPU as an unconditional return identical to the OP code C9H. The difference is that (RETI) can be used at the end of an interrupt routine and all Z-80 peripheral chips will recognize the execution of this instruction for proper control of nested priority interrupt handling. This instruction coupled with the Z-80 peripheral devices implementation simplifies the normal return from nested interrupt. Without this feature the following software sequence would be necessary to inform the interrupting device that the interrupt routine is completed: Table 5.3-12 lists the eight OP codes for the restart instruction. This instruction is a single byte call to any of the eight addresses listed. The simple mnemonic for these eight calls is also shown. The value of this instruction is that frequently used routines can be called with this instruction to minimize memory usage.

			OP CODE	
		0000 _H	C7	'RST 0'
		0008 _H	CF	'RST 8'
	CA	0010 _H	D7	'RST 16'
	L ADDRES	0018 _H	DF	'RST 24'
		0020 _H	E7	'RST 32'
	S	0028 _H	EF	'RST 40'
		0030 _H	F7	'RST 48'
		0038 _H	FF	'RST 56'

RESTART GROUP TABLE 5.3-12

INPUT/OUTPUT

The Z-80 has an extensive set of Input and Output instructions as shown in table 5.3-13 and table 5.3-14. The addressing of the input or output device can be either absolute or register indirect, using the C register. Notice that in the register indirect addressing mode data can be transferred between the I/O devices and any of the internal registers. In addition eight block transfer instructions have been implemented. These instructions are similar to the memory block transfers except that they use register pair HL for a pointer to the memory source (output commands) or destination (input commands) while register B is used as a byte counter. Register C holds the address of the port for which the input or output command is desired. Since register B is eight bits in length, the I/O block transfer command handles up to 256 bytes.

In the instructions IN A, n and OUT n, A the I/O device address n appears in the lower half of the address bus $(A_0 A_7)$ while the accumulator content is transferred in the upper half of the address bus. In all register indirect input output instructions, including block I/O transfers the content of register C is transferred to the lower half of the address bus (device address) while the content of register B is transferred to the upper half of the address bus.

PORT ADDRESS



INPUT GROUP TABLE 5.3–13

CPU CONTROL GROUP

The final table, table 5.3-15 illustrates the six general purpose CPU control instructions. The NOP is a donothing instruction. The HALT instruction suspends CPU operation until a subsequent interrupt is received, while the DI and EI are used to lock out and enable interrupts. The three interrupt mode commands set the CPU into any of the three available interrupt response modes as follows. If mode zero is set the interrupting device can insert any instruction on the data bus and allow the CPU to execute it. Mode 1 is a simplified mode where the CPU automatically executes a restart (RST) to location 0038H so that no external hardware is required. (The old PC content is pushed onto the stack). Mode 2 is the most powerful in that it allows for an indirect call to any location in memory. With this mode the CPU forms a 16-bit memory address where the upper 8-bits are the content of register I and the lower 8-bits are supplied by the interrupting device. This address points to the first of two sequential bytes in a table where the address of the service routine is located. The CPU automatically obtains the starting address and performs a CALL to this address.



JOUNCE

				F	REGISTE	R			REG. IND.	
		A	в	с	D	ε	н	L	(HL)	
IMMED.	(n)	D3								
REG. IND.	(C)	ED 79	ED 41	ED 49	ED 51	ED 59	ED 61	ED 69		
REG. IND.	(C)								ED A3	
REG. IND.	(C)								ED 83	BLOCK
REG. IND.	(C)								ED AB	COMMANDS
REG. IND.	(C)								ED BB	
	IMMED. REG. IND. REG. IND. REG. IND. REG. IND.	IMMED.(n)REG.(C)IND.(C)REG.(C)IND.(C)REG.(C)IND.(C)REG.(C)IND.(C)	IMMED.(n)D3REG.(C)EDIND.(C)79REG.(C)79REG.(C)79REG.(C)79REG.(C)79REG.(C)79REG.(C)79REG.(C)79REG.(C)79	A B IMMED. (n) D3 REG. (C) ED IND. (C) ED REG. (C) IND. REG. (C) IND.	A B C IMMED. (n) O3	A B C D IMMED. (n) D3	REGISTER A B C D E IMMED. (n) D3 REG. (n) D3 REG. (C) ED ED ED ED REG. (C) I I I REG. (C) I I I I REG. (C) I I I I I REG. (C) I I I I I REG. (C) I I I I I REG. (C) I I I I I REG. (C) I I I I I	REGISTER A B C D E H IMMED. (n) D3 Image: Colspan="4">Colspan="4"Colspan="4"Colspan="4" <td>REGISTER A B C D E H L IMMED. (n) D3 Image: Colspan="6">Image: Colspan="6"/Image: Colspan="6"/I</td> <td>REG. A B C D E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5">Image: Colspan="5">Image: Colspan="5">Image: Colspan="5" IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) REG. (C) ED ED<</td>	REGISTER A B C D E H L IMMED. (n) D3 Image: Colspan="6">Image: Colspan="6"/Image: Colspan="6"/I	REG. A B C D E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5">Image: Colspan="5">Image: Colspan="5">Image: Colspan="5" IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) IMMED. (n) D3 Image: Colspan="5">Image: Colspan="5" E H L (HL) REG. (C) ED ED<

.

PORT DESTINATION ADDRESS

OUTPUT GROUP TABLE 5.3-14

'NOP'	00	
'HALT'	76	
DISABLE INT '(DI)'	F3	
ENABLE INT '(EI)'	FB	
SET INT MODE 0	ED 46	8080A MODE
SET INT MODE 1 'IM1'	ED 56	CALL TO LOCATION 0038H
SET INT MODE 2 'IM2'	ED 5E	INDIRECT CALL USING REGISTER I AND 8 BITS FROM INTERRUPTING DEVICE AS A POINTER.

MISCELLANEOUS CPU CONTROL TABLE 5.3-15

6.0 FLAGS

Each of the two Z-80 CPU Flag registers contains six bits of information which are set or reset by various CPU operations. Four of these bits are testable; that is, they are used as conditions for jump, call or return instructions. For example a jump may be desired only if a specific bit in the flag register is set. The four testable flag bits are:

- Carry Flag (C) This flag is the carry from the highest order bit of the accumulator. For example, the carry flag will be set during an add instruction where a carry from the highest bit of the accumulator is generated. This flag is also set if a borrow is generated during a subtraction instruction. The shift and rotate instructions also affect this bit.
- 2) Zero Flag (Z) This flag is set if the result of the operation loaded a zero into the accumulator. Other wise it is reset.
- 3) Sign Flag (S) This flag is intended to be used with signed numbers and it is set if the result of the operation was negative. Since bit 7 (MSB) represents the sign of the number (A negative number has a 1 in bit 7), this flag stores the state of bit 7 in the accumulator.
- 4) Parity/Overflow Flag (P/V) This dual purpose flag indicates the parity of the result in the accumulator when logical operations are performed (such as AND A, B) and it represents overflow when signed two's complement arithmetic operations are performed. The Z-80 overflow flag indicates that the two's complement number in the accumulator is in error since it has exceeded the maximum possible (+127) or is less than the minimum possible (-128) number than can be represented in two's complement notation. For example consider adding:

 $\frac{+120}{+105} = \frac{0111\ 1000}{0110\ 1001}$ C = 0 1110 0001 = -95 (wrong) Overflow has occured

Here the result is incorrect. Overflow has occurred and yet there is no carry to indicate an error. For this case the overflow flag would be set. Also consider the addition of two negative numbers:

> $\frac{-5 = 1111\ 1011}{-16 = 1111\ 0000}$ C = 1 1110 1011 = -21 correct

Notice that the answer is correct but the carry is set so that this flag can not be used as an overflow indicator. In this case the overflow would not be set.

For logical operations (AND, OR, XOR) this flag is set if the parity of the result is even and it is reset if it is odd.

There are also two non-testable bits in the flag register. Both of these are used for BCD arithmetic. They are:

- Half carry (H) This is the BCD carry or borrow result from the least significant four bits of operativ When using the DAA (Decimal Adjust Instruction) this flag is used to correct the result of a previous packed decimal add or subtract.
- 2) Subtract Flag (N) Since the algorithm for correcting BCD operations is different for addition or subtraction, this flag is used to specify what type of instruction was executed last so that the DAA operation will be correct for either addition or subtraction.

The Flag register can be accessed by the programmer and its format is as follows:

S	Ζ	X	Н	X	P/V	N	С
---	---	---	---	---	-----	---	---

X means flag is indeterminate.

Table 6.0-1 lists how each flag bit is affected by various CPU instructions. In this table a ' \bullet ' indicates that the instruction does not change the flag, an 'X' means that the flag goes to an indeterminate state, a '0' means that it is reset, a '1' means that it is set and the symbol ' \ddagger ' indicates that it is set or reset according to the previous discussion. Note that any instruction not appearing in this table does not affect any of the flags.

Table 6.0-1 includes a few special cases that must be described for clarity. Notice that the block search instruction sets the Z flag if the last compare operation indicated a match between the source and the accumulator data. Also, the parity flag is set if the byte counter (register pair BC) is not equal to zero. This same use of the parity flag is made with the block move instructions. Another special case is during block input or output instructions, here the Z flag is used to indicate the state of register B which is used as a byte counter. Notice that when the I/O block transfer is complete, the zero flag will be reset to a zero (i.e. B=0) while in the case of a block move command the parity flag is reset when the operation is complete. A final case is when the refresh or I register is loaded into the accumulator, the interrupt enable flip flop is loaded into the parity flag so that the complete state of the CPU can be saved at any time.

40

			P				t _
Instruction	C	Z	∇	IS	N	H	Comments
ADD A, s; ADC A,s	‡	‡	V	1	0	1	8-bit add or add with carry
SUB s; SBC A, s, CP s, NEG	\$	‡	V	‡	1	†	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	0	\$	Ρ	‡	0	1	Logical operations
OR s; XOR s	0	\$	P	\$	0	0	And set's different flags
INC s	•	\$	V	\$	0	‡	8-bit increment
DEC m	•	‡	v	\$	1	‡	8-bit decrement
ADD DD, ss	\$	•	•	•	0	X	16-bit add
ADC HL, ss	\$	‡	v	\$	0	X	16-bit add with carry
SBC HL, ss	1 ‡	1	v	\$	1	X	16-bit subtract with carry
RLA; RLCA, RRA, RRCA	\$	•	•	•	0	0	Rotate accumulator
RL m; RLC m; RR m; RRC m SLA m; SRA m; SRL m	‡	\$	P	\$	0	0	Rotate and shift location s
RLD, RRD	•	‡	P	ŧ	0	0	Rotate digit left and right
DAA	1 ‡	\$	P	‡	٠	\$	Decimal adjust accumulator
CPL	•	•	•	•	1	1	Complement accumulator
SCF	1	•	•	•	0	0	Set carry
CCF	\$	•	•	•	0	X	Complement carry
IN r, (C)	•	\$	P	\$	0	0	Input register indirect
INI; IND; OUTI; OUTD	•	ŧ	X	X	1	X	Block input and output
INIR; INDR; OTIR; OTDR	•	1	х	X	1	X	$\int Z = 0$ if $B \neq 0$ otherwise $Z = 1$
LDI, LDD	•	x	\$	X	0	0	Block transfer instructions
LDIR, LDDR	•	X	0	x	0	0	$\int P/V = 1$ if BC $\neq 0$, otherwise P/V = 0
CPI, CPIR, CPD, CPDR	•	\$	\$	x	1	x	Block search instructions Z = 1 if $A = (HL)$, otherwise $Z = 0P/V = 1 if BC \neq 0, otherwise P/V = 0$
LD A, I; LD A, R	•	\$	IFI	÷‡	0	0	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	•	\$	X	x	0	1	The state of bit b of location s is copied into the Z flag
NEG	‡	\$	v	1	1	\$	Negate accumulator

The following notation is used in this table:

Symbol

Operation

0,11001	operation
с	Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result.
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign flag, $S=1$ if the MSB of the result is one.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow.
н	Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from into bit 4 of the accumulator.
N	Add/Subtract flag, N=1 if the previous operation was a subtract.
	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the re- sult into packed BCD format following addition or subtraction using operands with packed BCD format.
‡ • 0 1 X V P	The flag is affected according to the result of the operation. The flag is unchanged by the operation. The flag is reset by the operation. The flag is set by the operation. The flag is a "don't care." P/V flag affected according to the overflow result of the operation. P/V flag affected according to the parity result of the operation.
r s ss ü R n	Any one of the CPU registers A, B, C, D, E, H, L. Any 8-bit location for all the addressing modes allowed for the particular instruction. Any 16-bit location for all the addressing modes allowed for that instruction. Any one of the two index registers IX or IY. Refresh counter. 8-bit value in range <0, 255>
nn	16-bit value in range <0, 65535>
m	Any 8-bit location for all the addressing modes allowed for the particular instruction.

SUMMARY OF FLAG OPERATION TABLE 6.0-1

7.0 SUMMARY OF OP CODES AND EXECUTION TIMES

The following section gives a summary of the Z-80 instructions set. The instructions are logically arranged into groups as shown on tables 7.0-1 through 7.0-11. Each table shows the assembly language mnemonic OP code, the actual OP code, the symbolic operation, the content of the flag register following the execution of each instruction, the number of bytes required for each instruction as well as the number of memory cycles and the total number of T states (external clock periods) required for the fetching and execution of each instruction. Care has been taken to make each table self-explanatory without requiring any cross reference with the test or other tables.

	Symbolic	Flags					OP-C	ode	No.	No.	No.				
Mnemonic	Operation	С	Z	P/\	's	N	H	76	543	210	Bytes	Cycles	Cycles	Comm	ents
LD r, r'	r ← r'	•	•	•	•	•	•	01	I	r	1	1	4	I, ľ	Reg.
LD r, n	r ← n	•	•	•	•	•	•	00	. د	110	2	2	7	000	B
								-	n					001	С
LD r, (HL)	r ← (HL)	•	•	•	•	•	•	01	r	110	1	2	7	010	D
LD r, (IX+d)	$r \leftarrow (IX+d)$	•	•	•	•	•	•	11	011	101	3	5	19	011	E
					l			01	r	110				100	н
				[+	d	-+				101	L
LD r, (IY+d)	$r \leftarrow (IY+d)$	•	•		•	•	•	11	111	101	3	5	19	111	A
			ł					01	r	110					
								-	d	- +					
LD (HL), r	(HL) ← r							01	110	r	1	2	7		
LD (IX+d) T	$(IX+d) \leftarrow r$							111	011	101	3	5	19		
20 (21. 0), 1	(01	110	,		•	••		
									4				-		
									111	101	2	ç	10		
LD (11+u), 1	(11+4)+1		-	-	-	-	•	1	110	-	3	3	15		
								101	110						
								-	110			~	1.0		
LD (HL), N	$(\mathbf{nL}) \leftarrow \mathbf{n}$	•	•	•	•	•	•	00	110	110	2	3	10		
								.	п	→ 			10		
LD (1X+d), n	$(1X+a) \leftarrow n$	•	•	•	•	•	•		011	101	4	3	19		
					1			100	110	110		•			
								-	d						
				ł				-	n						
LD (1Y+d), n	$(IY+d) \leftarrow n$	•	•	•	•	•	•	11	111	101	4	5	19		
								00	110	110					
								-	ď						
								-	n	→ ^`^	1.				
LD A, (BC)	$A \leftarrow (BC)$	•	•	•	•	•	•	100	001	010	1	2	7		
LD A, (DE)	$A \leftarrow (DE)$	•	•	•	•	•	•	00	011	010		2	7		
LD A, (nn)	$A \leftarrow (nn)$	•	•	•	•	•	•	00	111	010	3	4	13		
								-	n						
								+	n			_	-		
LD (BC), A	(BC) - A	•	•	•	•	•	•	00	000	010	1	2	7		
LD (DE), A	(DE) - A	•	•	•	•	•	•	00	010	010	1	2	7		
LD (nn), A	(nn) - A	•	٠	•	•	•	•	00	110	010	3	4	13		
								+	n	-					
								-	n	→					
LD A, I	A ← I	•	\$	IF	F ‡	0	0	11	101	101	2	2	9		
								01	010	111					
LD A, R	A ← R	٠	\$	IF	F‡	0	0	11	101	101	2	2	9		
						1		01	011	111					
LD I, A	I + A	•	•	•	•	•	•	11	101	101	2	2	9		
								01	000	111					
LD R, A	R ← A	•	•	•	•	•	•	11	101	101	2	2	9		
-								01	001	111					
	•		•	•		1								,	

Notes: r, r' means any of the registers A, B, C, D, E, H, L

IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

t = flag is affected according to the result of the operation.

8-BIT LOAD GROUP TABLE 7.0-1

	Flags								0p-C	ode	No.	No.	No.		
Mnemonic	Symbolic Operation	с	z	P/v	s	N	н	76	543	210	of Bytes	of M Cycles	of T States	Com	ments
LD dd, nn	dd ← nn	•	•	•	•	•	٠	00	dd 0	001	3	3	10	dd	Pair
								-	n	-				00	BC
		1						-	n	-				01	DE
LD IX, nn	LX ← nn	•	•	•	•	٠	•	11	011	101	4	4	14	10	HI.
								00	100	001				11	SP
								-	n	-					
								1.	л 						
LD II, nn	li ⊷nn	•	•		•	•	•	11	100	001	•	4	14		
								2	100	-					
								-		-					
LD HL, (nn)	H (nn+1)	•				•		00	101	010	3	5	16		
	$L \leftarrow (nn)$							-	n	-					
								-	n	-					
LD dd, (nn)	dd _H ← (nn+1)	•	٠	•	•	٠	٠	11	101	101	4	6	20		
	$dd_L \leftarrow (nn)$							01	dd 1	011					
								-	n	-					
								-	n	-					
LD LX, (nn)	$X_{H} \leftarrow (nn+1)$	•	•	•	•	•	•	11	011	101	4	6	20		
								~	101	010					
								-		-					
LD IY. (nn)	IY = -(nn+1)			•				00	101	010	4	6	20		
	$IY_{,} \leftarrow (nn)$							00	101	010		•			
								-	a	-					
								-	n	-					
LD (nn), HL	(nn+1) - H	•	•	•	•	•	•	00	100	010	3	5	16		
	(nn) - L							-	n	-					
								ŧ	n	-					
LD (nn), dd	$(nn+1) \leftarrow dd_{H}$	•	•	•	•	•	٠	11	101	101	4	6	20		
	$(nn) \leftarrow dd_L$							01	dd 0	011					
								-	n	-					
ID (nn) IX	(nn+1) ← 1X								011	101	4	6	20		
	$(nn) \leftarrow IX$							00	100	010	·	·			
								-	a	-					
								-	n	-					
LD (nn), IY	$(nn+1) \leftarrow iY_{H}$	•	٠	•	•	•	•	u	111	101	4	6	20		
	$(nn) \leftarrow IY_L$							00	100	010					
								-	n	-					
								-	n	-					
LD SP. HL	SP - HL	•	•	•	•	•	•		111	001	1	1	6		
LD SP, IX	SF = IX	•	•	•	•	•	•	11	111	001	4	-	10		
IDSP IV	SP - IY							11	111	101	,	,	10		
22 51,11	5							11		001	-	-		aa	Pair
PUSH qq	(SP-2) ← qq,	•	•	•	•			11	qq0	101	1	3	11	00	BC
	(SP-1) ← qqu													01	DE
PUSH IX	(SP-2) - IX	•	•	•	•	•	•	11	011	101	2	4	15	10	HL
	(SP-1) ⊷ (X _H							11	100	101				11	AF
PUSH IY	(SP-2) - IYL	•	٠	•	•	•	•	11	111	101	2	4	15		
	$(SP-1) \leftarrow iY_H$							11	100	101					
POP qq	99H ~ (SP+1)	•	•	•	•	•	•	11	q q 0	001	L	3	10		
BOBIN	$qq_L \leftarrow (SP)$,		14		
FUF IX	$IX_{r} \leftarrow (SP)$		•			1	1	11	100	001	•	•			
POPIY	IY + (SP+1)							11	111	101	2	4	14		
	$IY_{\tau} \leftarrow (SP)$							11	100	001	-				
1	L ··· /		1	1	1	1	1				i		1		

.

Notes: dd is any of the register pairs BC, DE, HL. SP qq is any of the register pairs AF, BC, DE, HL (PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively. E.g. BC_L = C, AF_H = A

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, ; flag is affected according to the result of the operation.

16-BIT LOAD GROUP TABLE 7.0-2

		Flags			Op-C	ode	No	Na	Na					
Mnemonic	Symbolic Operation	с	z	P/ V	s	N	н	76	543	210	of Bytes	of M Cycles	of T States	Comments
EX DE, HL	DE - HL	•	•	•	•	•	•	11	101	011	1	1	4	
EX AF. AF'	AF AF'	•	•	•	•	•	•	00	001	000	1	1	4	
EXX	$\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix} - \begin{pmatrix} BC' \\ DE' \\ HL \end{pmatrix}$	•	•	•	•	•	•	11	011	001	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	$H \leftrightarrow (SP+1)$ L $\leftrightarrow (SP)$	•	•	•	•	•	•	11	100	011	1	5	19	
EX (SP), IX	$IX_{H} \rightarrow (SP+1)$ $IX_{T} \rightarrow (SP)$	•	•	•	•	•	•	11	011 100	101 011	2	6	23	
FX (SP), IY	$IY_{H}^{L} \leftrightarrow (SP+1)$ $IY_{L} \leftrightarrow (SP)$	•	•	•	•	•	•	11 11	111 100	101 011	2	6	23	
LDI	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1	•	•	1	•	0	0	11 10	101 100	101 000	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	$(DE) \leftarrow (HL)$ DE \leftarrow DE+1	•	•	0	•	0	0	11 10	101 110	101 000	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
	$HL \leftarrow HL+1$ BC \leftarrow BC-1 Repeat until BC = 0													
LDD	(DE) (HL) DE DE-1 HL HL-1 BC BC-1	•	•	:	•	U	0	11 10	101 101	101 000	2	4	16	
LDDR	$(DE) \leftarrow (HL)$ $DE \leftarrow DE-1$ $HL \leftarrow HL-1$ $BC \leftarrow BC-1$ Repeat until	•	•	0	•	U	0	11	101	101 000	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
CPI	BC = 0 A - (HL) HL ← HL+1 BC ← BC-1	•	01	() 1	\$	1	1	11 10	101 100	101 001	2	4	16	
CPIR	A - (HL) HL HL+1 BC BC-1 Repeat until A = (HL) or	•	1	1	:	1	I	11 . 10	101 110	101 001	2 2	5 4	21 16	If BC \neq 0 and A \neq (HL) If BC = 0 or A = (HL)
(PD	BC = 0 A - (HL) HL HL-1 BC BC-1	•	0:	0:	\$	1	1	11 10	101 101	101 001	2	4	16	
CPDR	$A - (HL)$ $HL \leftarrow HL \cdot 1$ $BC \leftarrow BC \cdot 1$ $Repeat until$ $A = (HL) \text{ or }$ $BC = 0$	•	:	1	\$	1	t	11	101 111	101 001	2 2	5 4	21 16	If BC \neq 0 and A \neq (HL) If BC = 0 or A = (HL)

Notes: (D) P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1

2 Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, t = flag is affected according to the result of the operation.

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP TABLE 7.0-3

		Flags						Op-Code				
Mnemonic	Symbolic Operation	с	z	P/ V	s	N	н	76 543 210	NO. of Bytes	No. of M Cycles	NO. of T States	Comments
ADD A, r	$A \leftarrow A + r$:	:	v	:	0	t	10 000 r	1	1	4	r Reg.
ADD A, n	A ← A + n	:	ŧ	v	1	0	:	11 000 110	2	2	7	000 B
								← n →				010 D
ADD A, (HL)	A + A + (HL)	:	t	v	:	0	t	10 000 110	1	2	7	011 E
ADD A, (IX+d)	A-A + (IX+d)	:	:	v	1	0	:	11 011 101	3	5	19	100 H
			ŀ					10 000 110				
								- d -				
ADD A, (IY+d)	A←A+(IY+d)	1	1	v	ŧ	0	:	11 111 101	3	S	19	
								10 000 110				
								← d -		•		
ADC A, s	$A \leftarrow A + s + CY$	t	:	v	:	0	:	001				s is any of r, n,
SUB s	$A \leftarrow A - s$	1	:	v	:	1	:	010				(HL), (IX+d),
SBC A, s	$A \leftarrow A - s - CY$	1	:	v	t	1	:	011				ADD instruction
AND s	$A \leftarrow A \land s$	0	1	P	1	0	1	100				
OR s	A←A ∨ s	0	:	P	:	0	0	110				The indicated bits
XOR s	$A \leftarrow A \bullet s$	0	1	Р	:	0	0	101				the ADD sut above
CP s	A - s	:	:	v	t	1	:					and ADD set above.
INC r	r — r + 1	٠	1	v	:	0	:	00 r 100	1	T	4	
INC (HL)	(HL) ← (HL)+1	٠	T	v	:	0	:	00 110 100	1	3	11	
INC (IX+d)	(IX+d) ←	•	1	v	:	0	1	11 011 101	3	6	23	
	(1X+a)+1							00 110 100				
								- d -				
INC (IY+d)	(IY+d) ←	٠	1	v	:	0	:	11 111 101	3	6	23	
	(11+4)+1							00 110 100				
								- d				
DEC m	m ← m–1	٠	:	v	t	1	1					m is any of r, (HL),
1						•	,					(1X+d), (1Y+d) as shown for INC
												Same format and
												states as INC.

Replace 100 with 101 in OP code.

.

The V symbol in the P/V flag column indicates that the P'V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity, V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd. Notes:

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, t = flag is affected according to the result of the operation.

&BIT ARITHMETIC AND LOGICAL GROUP **TABLE 7.0-4**

	l	L		F	2gs			Op-Code			N	N.		
Mnemonic	Symbolic Operation	c	z	P/ V	s	N	н	76	543	210	NO. of Bytes	NO. of M Cycles	NO. Of T States	Comments
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands	\$	\$	P	\$	•	ŧ	00	100	111	1	1	4	Decimal adjust accumulator
CPL	A + Ā	•	•	•	•	1	1	00	101	111	1	1	4	Complement accumulator (one's complement)
NEG	A 0 A	\$	\$	v	\$	1	\$	11 01	101 000	101 100	2	2	8	Negate acc. (two's complement)
CCF	$CY \leftarrow \overline{CY}$	\$	•	•	•	0	x	00	111	111	· 1	1	4	Complement carry flag
SCF	CY ← 1	1	•	•	•	0	0	00	110	111		1	4	Set carry flag
NOP	No operation	•	•	•	•	•	•	00	000	000	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	01	110	110	1	1	4	
DI	IFF - 0	•	•	•	•	•	•	11	110	011	1	1	4	
EI	IFF + 1	•	•	•	•	•	•	11	111	011	1	1	4	
IM 0	Set interrupt mode 0	•	•	•	•	•	•	11 01	101 000	101 110	2	2	8	
IM 1	Set interrupt mode 1	•	•	•	•	•	•	11 01	101 010	101 110	2	2	8	
IM2	Set interrupt mode 2	•	•	•	•	•	•	11 01	101 011	101 110	2	2	8	

Notes: IFF indicates the interrupt enable flip-flop CY indicates the carry flip-flop.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, ‡ = flag is affected according to the result of the operation.

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS TABLE 7.0-5

	Symbolic		Flags)p-Ca	de	No.	No.	No.		
Mnemonic	Operation	C	Z	P /v	S	N	H	76	543	210	Bytes	Cycies	States	Comme	nts
ADD HL, ss	HL - HL+ss	ŧ	٠	•	•	0	x	00	ss 1	001	1	3	11	55	Reg.
ADC HL, ss	HL⊷HL+ ss +CY	ŧ	\$	v	ŧ	0	x	11 01	101 ss1	101 010	2	4	15	00 01 10	BC DE HL
SBC HL, ss	HL-HL-SS-CY	ŧ	\$	v	:	1	x	11	101	101	2	4	15		31
								01	ss 0	010					
ADD IX, pp	IX — IX + pp	‡	•	٠	•	0	x	11	011	101	2	4	15	pp	Reg.
								00	ppl	001				00 01 10 11	BC DE IX SP
ADD IY, II	IY←IY+rr	*	•	•	•	0	x	11	111	101	2	4	15	n 00	Reg.
								00		001				01	DE
														10	IY SP
INC 55	ss ← ss + l	•	•	•	•	•	•	00	s s 0	011	1	I	6		
INC IX	1 X – I X + 1	•	•	•	•	•	•	11	011	101	2	2	10		
INC IY	IY - IY + I		•	•	•	•	•	11	111	101	2	2	10		
								00	100	011	_				
DEC ss	ss ← ss - 1	•	•	٠	•	•	•	00	ssi	011	1	1	6		
									A 11	101	2	,	10		
DECIX	12-12-1							00	101	011	-	4	10		
DEC IY	IY ← IY - 1	•	•	•	•	•	•	11	111	101	2	2	10		
								00	101	011					

Notes: ss is any of the register pairs BC, DE, HL, SP pp is any of the register pairs BC, DE, IX, SP rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, t = flag is affected according to the result of the operation.

16-BIT ARITHMETIC GROUP TABLE 7.0-6

		Flags						Op-Code				
Mnemonic	Symbolic Operation	с	z	P/ V	s	N	н	76 543 210	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCA		\$	•	•	•	0	0	00 000 111	1	1	4	Rotate left circular accumulator
RLA		ŧ	•	•	•	0	0	00 010 111	1	1	4	Rotate left accumulator
RRCA		ŧ	•	•	•	0	0	00 001 111	1	1	4	Rotate right circular accumulator
RRA		ŧ	•	•	•	0	0	00 011 111	1	1	4	Rotate right accumulator
RLC r		ŧ	\$	P	\$	0	0	11 001 011 00 000 r	2	2	8	Rotate left circular register r
RLC (HL)		\$	\$	P	ŧ	0	0	11 001 011	2	4	15	r Reg.
RLC (IX+d)	СУ — 7 — 0 — г. (HL), (IX+d), (IY+d)	ŧ	ŧ	P	\$	0	0	$\begin{array}{c} 11 & 011 & 101 \\ 11 & 001 & 011 \\ \hline \\ \end{array}$	4	6	23	001 C 010 D 011 E 100 H
RLC (IY+d)	J	ŧ	ŧ	P	\$	0	0	$\begin{array}{c} 00 & 000 & 110 \\ 11 & 111 & 101 \\ 11 & 001 & 011 \\ - & d \rightarrow \end{array}$	4	6	23	101 L 111 A
RL s		ŧ	ŧ	P	ŧ	0	0	010				Instruction format and states are as shown for RLC.s. To form
RRC s	$ \begin{array}{c} \hline \hline$	ŧ	ŧ	P	ŧ	0	0	001				new OP-code replace 000 of RLC,s with shown code
RR s	5 = r. (HL), (1X+d), (1Y+d)	ŧ	ŧ	P	ŧ	0	0	011				
SLA s	CY 7 0 0 0 S = r. (HL), (IX+d), (IY+d)	ŧ	ŧ	P	ŧ	0	0	100				
SRA s	7	ŧ	ŧ	P	ŧ	0	0	101				
SRL s	0-57	ŧ	ŧ	P	ŧ	0	0					
RLD	A 7 4 3 0 7 4 3 0 (HL)	•	ŧ	P	ŧ	0	0	11 101 101 01 101 111	2	5	18	Rotate digit left and right between the accumulator
RRD	A 7 43 0 7 43 0(HL)	•	ŧ	P	ŧ	0	0	11 101 101 01 100 111	2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected

ROTATE AND SHIFT GROUP TABLE 7.0-7

		Flags						0) p-(a	de					
Mnemonic	Symbolic Operation	с	z	P / V	s	N	н	76	543	210	of Bytes	No. of M Cycles	NO. of T States	Comm	ents
BIT b, r	$Z - \overline{r_b}$	•	:	x	x	0	1	11	001	011	2	2	8	r	Reg.
BIT b, (HL)	Z – (HL) _b	•	ŧ	x	x	0	1	01 11 01	ь 001 ъ	r 011 110	2	3	12	000 001 010	B C D
BIT b, (IX+d)	$Z \leftarrow \overline{(IX+d)}_{b}$	•	ŧ	x	x	0	1	11 11	011 001	101 011	4	5	20	100 101 111	H L A
								01	ъ	110				ь	Bit Tested
BIT b. (IY+d)	Z ~ (IY+d) _b	•	Ŧ	x	x	0	1	11 11 ← 01	111 001 d b	101 011 - 110	4	5	20	000 001 010 011 100 101 110	0 1 2 3 4 5 6
SET b, r	r _b - 1	•	•	•	•	•	•	11	001	011	2	2	8	111	/
SET b, (HL)	(HL) _b ← 1	•	•	•	•	•	•		ь 001 ъ	r 011 110	2	4	15		
SET b, (IX+d)	(IX+d) _b ← l	•	•	•	•	•	•	11	011 001 d	101 011 	4	6	23		
SET b. (IY+d)	(IY+d) _b - 1	•	•	•	•	•	•	11 11 	111 001 d b	101 011 110	4	6	23		
RES b. s	$s_{b} \leftarrow 0$ $s \equiv r, (HL),$ (IX+d), (IY+d)							10	l					To form code re of SET 10, 17 states f instruc	m new OP- eplace [1] ' b, s with lags and time for SET tion

Notes: The notation s_b indicates bit b (0 to 7) or location s.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, t = flag is affected according to the result of the operation.

BIT SET, RESET AND TEST GROUP TABLE 7.0-8

		Flags)p-Co	ode	No	Na	Nie	
Mnemonic	Symbolic Operation	с	z	P / V	s	N	н	76	543	210	of Bytes	of M Cycles	of T States	Comments
JP nn	PC ← nn	•	•	•	•	•	•	11	000	011	3	3	10	
JP cc. nn	If condition cc			•		•		- - 11	n n cc	→ → 010	3	3	10	cc Condition 000 NZ non zero
	is true PC ←nn, otherwise continue							-	n n	1				001Zzero010NC non carry011Ccarry100PO parity odd101PE parity even110Psign positive
JR e	PC - PC + e	•	•	•	•	•	•	00 ←	011 e-2	000 →	2	3	12	111 M sign negative
JR C, e	If C = 0, continue	•	•	•	•	•	•	00 	111 e-2	000 →	2	2	7	If condition not met
	If $C = 1$, PC \leftarrow PC+e										2	3	12	If condition is met
JR NC, e	lf C = 1, continue	•	•	•	•	•	•	00	110 e-2	000 →	2	2	7	If condition not met
	$ \begin{array}{l} \text{If } C = 0, \\ PC \leftarrow PC + e \end{array} $										2	3	12	If condition is met
JR Z, e	If Z = 0 continue	•	•	•	•	•	•	00	101 e-2	000 →	2	2	7	If condition not met
	$lf Z = 1, PC \leftarrow PC + e$										2	3	12	If condition is met
JR NZ, e	If $Z = 1$, continue	•	•	•	•	•	•	00	100 e-2	000 →	2	2	7	lf condition not me
	$\begin{aligned} \text{If } \mathbf{Z} &= 0, \\ \mathbf{PC} &\leftarrow \mathbf{PC} + \mathbf{e} \end{aligned}$										2	3	12	If condition met
JP (HL)	PC + HL	•	•	•	•	•	•	11	101	001	1	1	4	
JP (IX)	PC ← IX	•	•	•	•	•	•	11	011	101 001	2	2	8	
JP (IY) ,	PC ← IY	•	•	•	•	•	•	11	111 101	101 001	2	2	8	
DJNZ,e	$B \leftarrow B-1$ If $B = 0$, continue	•	•	•	•	•	•	00 -	010 e-2	000 →	2	2	8	lf B = 0
	If $B \neq 0$, PC - PC + e										2	3	13	IF B ≠ 0

Notes: e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range <-126, 129> e-2 in the op-code provides an effective address of pc +e as PC is incremented by 2 prior to the addition of e.

> JUMP GROUP TABLE 7.0-9

	1	Flags				Op-Code								
Mnemonic	Symbolic Operation	c	z	₽/ V	s	N	н	76	543	210	NO. of Bytes	No. of M Cycles	No. of T States	Comments
CALL nn	(SP-1)←PC _H (SP-2)←PC _L PC←nn	•	•	•	•	•	•	11 - -	001 n n	101 - -	3	5	17	
CALL cc, nn	If condition cc is false continue,	•	•	•	•	•	•	11 ←	cc n	100 →	3	3	10	If cc is false
	otherwise same as CALL nn							-	n	+	3	5	17	If cc is true
RET	PC _L ←(SP) PC _H ←(SP+1)	•	•	•	•	•	•	11	001	001	1	3	10	
RET cc	If condition cc is false	•	•	•	•	•	•	11	cc	000	1	1	5	If cc is false
	ontinue, otherwise same as RET										1	3	11	If cc is true cc Condition 000 NZ non zero 001 Z zero 010 VC non series
RETI	Return from interrupt	•	•	•	•	•	•	11 01	101 001	101 101	2	4	14	010 NC non carry 011 C carry 100 PO parity odd
RETN	Return from non maskable interrupt	•	•	•	•	•	•	11 01	101 000	101 101	2	4	14	110Psign positive111Msign negative
RST p	(SP-1)-PCH (SP-2)-PCL PC _H -0 PC _L -P	•			•	•	•		t	111	1	٤	11	t P 000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H 111 38H

٠

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown t = flag is affected according to the result of the operation.

.

CALL AND RETURN GROUP TABLE 7.0-10

				FI	ags			Op-Code		Na	N-	N-		
Mnemonic	Symbolic Operation	с	z	P / V	s	И	н	76	543	210	No. of Bytes	No. of M Cycles	No. of T States	Comments
IN A, (n)	A (n)	•	•	•	•	•	•	11	011	011	2	3	11	n to $A_0 \sim A_7$
IN 1, (C)	r – (C)	•	\$	P	ŧ	0	t	11	 101	101	2	3	12	C to $A_0 \sim A_7$
	if r = 110 only the flags will be affected							01	r	000				B to $A_8 \sim A_{15}$
			\bigcirc											
INI	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$	•	ŧ	x	x	1	х	11 10	101 100	101 010	2	4	16	C to $A_0 \sim A_7$ B to $A_0 \sim A_{15}$
	HL ← HL + 1													0 15
INIR	(HL) ← (C)	•	1	x	x	1	x	11	101	101	2	5	21	C to $A_0 \sim A_7$
	B ← B - 1							10	110	010		(II B ≠ 0)		B to $A_8 \sim A_{15}$
	$HL \leftarrow HL + 1$										2	4	16	
	B = 0										•	(II B = 0)		
			\bigcirc											
IND	(HL) - (C)	•	1	X	X	1	x	11	101	101	2	4	16	C to $A_0 \sim A_7$
								10	101	010				B to A ₈ ~ A ₁₅
INDR	$(HL) \leftarrow (C)$		1	x	x	1	x	11	101	101	2	5	21	C to $A_{-} \sim A_{-}$
	B - B - 1		-			-		10	111	010	-	$(lf B \neq 0)$		B to $A_0 \sim A_{15}$
	HL ← HL -1										2		16	6 13
	Repeat until B = 0										-	(If B = 0)	10	
OUT (n), A	(n) - A	•	•	•	•	•	•	11	010	011	2	3	11	n to $A_0 \sim A_7$
	(C) = t							11	101	101	2	3	12	Acc to $A_8 \sim A_{15}$
	(0)			-			-	01	.о. т	001	-		14	B to $A_0 \sim A_1 c$
			0											8 15
OUTI	(C) ← (HL)	•	ŧ	x	x	1	х	11	101	101	2	4	16	C to $A_0 \sim A_7$
	B ← B - 1							10	100	011				B to A8 ~ A15
OTID	$HL \leftarrow HL + 1$		Ι.				v						21	
UIIR	$(C) \leftarrow (HL)$ B \leftarrow B - 1	•		^	^	1	^	10	101	011	2	⊃ (lf B ≠ 0)	21	$C = A_0 - A_7$
	HL - HL + 1							10	110	011	_			510 78 715
	Repeat until										2	4 (If B = 0)	16	
	B = 0													
			Ø											
OUTD	$(C) \leftarrow (HL)$	•	1	X	X	1	x	11	101	101	2	4	16	$C \text{ to } A_0 \sim A_7$
								10	101	011				B 10 A 8 ~ A15
OTDR	$(C) \leftarrow (HL)$		1	x	x	,	x	11	101	101	2	5	21	$C to A_{a} \sim A_{a}$
	B ← B - 1		·	1				10	111	011	-	(If B ≠ 0)		B to $A_0 \sim A_{1,c}$
	HL HL -1										,		16	CI 8
	Repeat until										-	(1f B = 0)	10	
	$\mathbf{R} = 0$													

Notes: (1) If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

INPUT AND OUTPUT GROUP TABLE 7.0-11

8.0 INTERRUPT RESPONSE

The purpose of an interrupt is to allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start a peripheral service routine. Usually this service routine is involved with the exchange of data, or status and control information, between the CPU and the peripheral. Once the service routine is completed, the CPU returns to the operation from which it was interrupted.

INTERRUPT ENABLE – DISABLE

The Z80 CPU has two interrupt inputs, a software maskable interrupt and a non maskable interrupt. The non maskable interrupt (NMI) can *not* be disabled by the programmer and it will be accepted whenever a peripheral device requests it. This interrupt is generally reserved for very important functions that must be serviced whenever they occur, such as an impending power failure. The maskable interrupt (INT) can be selectively enabled or disabled by the programmer. This allows the programmer to disable the interrupt during periods where his program has timing constraints that do not allow it to be interrupted. In the Z80 CPU there is an enable flip flop (called IFF) that is set or reset by the programmer using the Enable Interrupt (EI) and Disable Interrupt (DI) instructions. When the IFF is reset, an interrupt can not be accepted by the CPU.

Actually, for purposes that will be subsequently explained, there are two enable flip flops, called IFF_1 and IFF_2 .





Actually disables interrupts from being accepted.

Temporary storage location for IFF₁.

The state of IFF_1 is used to actually inhibit interrupts while IFF_2 is used as a temporary storage location for IFF_1 . The purpose of storing the IFF_1 will be subsequently explained.

A reset to the CPU will force both IFF_1 and IFF_2 to the reset state so that interrupts are disabled. They can then be enabled by an EI instruction at any time by the programmer. When an EI instruction is executed, any pending interrupt request will not be accepted until after the instruction following EI has been executed. This single instruction delay is necessary for cases when the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The EI instruction sets both IFF_1 and IFF_2 to the enable state. When an interrupt is accepted by the CPU, both IFF_1 and IFF_2 are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all of the previous cases, IFF_1 and IFF_2 are always equal.

The purpose of IFF₂ is to save the status of IFF₁ when a non maskable interrupt occurs. When a non maskable interrupt is accepted, IFF₁ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF₁ has been saved so that the complete state of the CPU just prior to the non maskable interrupt can be restored at any time. When a Load Register A with Register I (LD A, I) instruction or a Load Register A with Register R (LD A, R) instruction is executed, the state of IFF₂ is copied into the parity flag where it can be tested or stored.

A second method of restoring the status of IFF_1 is thru the execution of a Return From Non Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non maskable interrupt service routine is complete, the contents of IFF_2 are now copied back into IFF_1 , so that the status of IFF_1 just prior to the acceptance of the non maskable interrupt will be restored automatically.

Figure 8.0-1 is a summary	of the effect of	different instructions on	the two enable flip flops	ŝ.

Action	IFF ₁ I	FF ₂	
CPU Reset	0	0	
DI	0	0	
EI	1	1	
LD A, I	•	•	$IFF_2 \rightarrow Parity flag$
LD A, R	•	•	$IFF_2 \rightarrow Parity flag$
Accept NMI	0	•	
RETN	IFF ₂	•	$IFF_2 \rightarrow IFF_1$

"•" indicates no change

FIGURE 8.0-1 INTERRUPT ENABLE/DISABLE FLIP FLOPS

CPU RESPONSE

Non Maskable

A nonmaskable interrupt will be accepted at all times by the CPU. When this occurs, the CPU ignores the next instruction that it fetches and instead does a restart to location 0066H. Thus, it behaves exactly as if it had received a restart instruction but, it is to a location that is not one of the 8 software restart locations. A restart is merely a call to a specific address in page 0 of memory.

Maskable

The CPU can be programmed to respond to the maskable interrupt in any one of three possible modes.

Mode 0

This mode is identical to the 8080A interrupt response mode. With this mode, the interrupting device can place any instruction on the data bus and the CPU will execute it. Thus, the interrupting device provides the next instruction to be executed instead of the memory. Often this will be a restart instruction since the interrupting device only need supply a single byte instruction. Alternatively, any other instruction such as a 3 byte call to any location in memory could be executed.

The number of clock cycles necessary to execute this instruction is 2 more than the normal number for the instruction. This occurs since the CPU automatically adds 2 wait states to an interrupt response cycle to allow sufficient time to implement an external daisy chain for priority control. Section 5.0 illustrates the detailed timing for an interrupt response. After the application of RESET the CPU will automatically enter interrupt Mode 0.

Mode 1

When this mode has been selected by the programmer, the CPU will respond to an interrupt by executing a restart to location 0038H. Thus the response is identical to that for a non maskable interrupt except that the call location is 0038H instead of 0066H. Another difference is that the number of cycles required to complete the restart instruction is 2 more than normal due to the two added wait states.

Mode 2

This mode is the most powerful interrupt response mode. With a single 8 bit byte from the user an indirect call can be made to any memory location.

With this mode the programmer maintains a table of 16 bit starting addresses for every interrupt service routine. This table may be located anywhere in memory. When an interrupt is accepted, a 16 bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer is formed from the contents of the I register. The I register must have been previously loaded with the desired value by the programmer, i.e. LD I, A. Note that a CPU reset clears the I register so that it is initialized to zero. The lower eight bits of the pointer must be supplied by the interrupting device. Actually, only 7 bits are required from the interrupting device as the least significant bit must be a zero. This is required since the pointer is used to get two adjacent bytes to form a complete 16 bit service routine starting address and the addresses must always start in even locations.



The first byte in the table is the least significant (low order) portion of the address. The programmer must obviously fill this table in with the desired addresses before any interrupts are to be accepted.

Note that this table can be changed at any time by the programmer (if it is stored in Read/Write Memory) to allow different peripherals to be serviced by different service routines.

Once the interrupting devices supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address. This mode of response requires 19 clock periods to complete (7 to fetch the lower 8 bits from the interrupting device, 6 to save the program counter, and 6 to obtain the jump address.)

Note that the Z80 peripheral devices all include a daisy chain priority interrupt structure that automatically supplies the programmed vector to the CPU during interrupt acknowledge. Refer to the Z80-PIO, Z80-SIO and Z80-CTC manuals for details.

9.0 HARDWARE IMPLEMENTATION EXAMPLES

This chapter is intended to serve as a basic introduction to implementing systems with the Z80-CPU.

MINIMUM SYSTEM

Figure 9.0-1 is a diagram of a very simple Z-80 system. Any Z-80 system must include the following five elements:

- 1) Five volt power supply
- 2) Oscillator
- 3) Memory devices
- 4) I/O circuits
- 5) CPU



FIGURE 9.0-1 MINIMUM Z80 COMPUTER SYSTEM

Since the Z80-CPU only requires a single 5 volt supply, most small systems can be implemented using only this single supply.

The oscillator can be very simple since the only requirement is that it be a 5 volt square wave. For systems not running at full speed, a simple RC oscillator can be used. When the CPU is operated near the highest possible frequency, a crystal oscillator is generally required because the system timing will not tolerate the drift or jitter that an RC network will generate. A crystal oscillator can be made from inverters and a few discrete components or monolithic circuits are widely available.

The external memory can be any mixture of standard RAM, ROM, or PROM. In this simple example we have shown a single 8K bit ROM (1K bytes) being utilized as the entire memory system. For this example we have assumed that the Z-80 internal register configuration contains sufficient Read/Write storage so that external RAM memory is not required.

Every computer system requires I/O circuits to allow it to interface to the "real world." In this simple example it is assumed that the output is an 8 bit control vector and the input is an 8 bit status word. The input data could be gated onto the data bus using any standard tri-state driver while the output data could be latched with any type of standard TTL latch. For this example we have used a Z80-PIO for the I/O circuit. This single circuit attaches to the data bus as shown and provides the required 16 bits of TTL compatible I/O. (Refer to the Z80-PIO manual for details on the operation of this circuit.) Notice in this example that with only three LSI circuits, a simple oscillator and a single 5 volt power supply, a powerful computer has been implemented.

ADDING RAM

Most computer systems require some amount of external Read/Write memory for data storage and to implement a "stack." Figure 9.0-2 illustrates how 256 bytes of static memory can be added to the previous example. In this example the memory space is assumed to be organized as follows:





FIGURE 9.0-2 ROM & RAM IMPLEMENTATION EXAMPLE

In this diagram the address space is described in hexidecimal notation. For this example, address bit A_{10} separates the ROM space from the RAM space so that it can be used for the chip select function. For larger amounts of external ROM or RAM, a simple TTL decoder will be required to form the chip selects.

MEMORY SPEED CONTROL

For many applications, it may be desirable to use slow memories to reduce costs. The WAIT line on the CPU allows the Z-80 to operate with any speed memory. By referring back to section 4 you will notice that the memory access time requirements are most severe during the M1 cycle instruction fetch. All other memory accesses have an additional one half of a clock cycle to be completed. For this reason it may be desirable in some applications to add one wait state to the M1 cycle so that slower memories can be used. Figure 9.0-3 is an example of a simple circuit that will accomplish this task. This circuit can be changed to add a single wait state to any memory access as shown in Figure 9.0-4.



FIGURE 9.0-3 ADDING ONE WAIT STATE TO AN M1 CYCLE



FIGURE 9.04 ADDING ONE WAIT STATE TO ANY MEMORY CYCLE

INTERFACING DYNAMIC MEMORIES

This section is intended only to serve as a brief introduction to interfacing dynamic memories. Each individual dynamic RAM has varying specifications that will require minor modifications to the description given here and no attempt will be made in this document to give details for any particular RAM. Separate application notes showing how the Z80-CPU can be interfaced to most popular dynamic RAM's are available from Zilog.

Figure 9.0-5 illustrates the logic necessary to interface 8K bytes of dynamic RAM using 18 pin 4K dynamic memories. This figure assumes that the RAM's are the only memory in the system so that A_{12} is used to select between the two pages of memory. During refresh time, all memories in the system must be read. The CPU provides the proper refresh address on lines A_0 through A_6 . To add additional memory to the system it is necessary to only replace the two gates that operate on A_{12} with a decoder that operates on all required address bits. For larger systems, buffering for the address and data bus is also generally required.



FIGURE 9.0-5 INTERFACING DYNAMIC RAMS

10.0 SOFTWARE IMPLEMENTATION EXAMPLES

10.1 METHODS OF SOFTWARE IMPLEMENTATION

Several different approaches are possible in developing software for the Z-80 (Figure 10.1). First of all, Assembly Language or PL/Z may be used as the source language. These languages may then be translated into machine language on a commercial time sharing facility using a cross-assembler or cross-compiler or, in the case of assembly language, the translation can be accomplished on a Z-80 Development System using a resident assembler. Finally, the resulting machine code can be debugged either on a time-sharing facility using a Z-80 simulator or on a Z-80 Development System which uses a Z80-CPU directly.



In selecting a source language, the primary factors to be considered are clarity and ease of programming vs. code efficiency. A high level language such as PL/Z with its machine independent constructs is typically better for formulating and maintaining algorithms, but the resulting machine code is usually somewhat less efficient than what can be written directly in assembly language. These tradeoffs can often be balanced by combining PL/Z and assembly language routines, identifying those portions of a task which must be optimized and writing them as assembly language subroutines.

Deciding whether to use a resident or cross assembler is a matter of availability and short-term vs. long-term expense. While the initial expenditure for a development system is higher than that for a timesharing terminal, the cost of an individual assembly using a resident assembler is negligible while the same operation on a time-sharing system is relatively expensive and in a short time this cost can equal the total cost of a development system.

Debugging on a development system vs. a simulator is also a matter of availability and expense combined with operational fidelity and flexibility. As with the assembly process, debugging is less expensive on a development system than on a simulator available through time-sharing. In addition, the fidelity of the operating environment is preserved through real-time execution on a Z80-CPU and by connecting the I/O and memory components which will actually be used in the production system. The only advantage to the use of a simulator is the range of criteria which may be selected for such debugging procedures as tracing and setting breakpoints. This flexibility exists because a software simulation can achieve any degree of complexity in its interpretation of machine instructions while development system procedures have hardware limitations such as the capacity of the real-time storage module, the number of breakpoint registers and the pin configuration of the CPU. Despite such hardware limitations, debugging on a development system is typically more productive than on a simulator because of the direct interaction that is possible between the programmer and the authentic execution of his program.

63

_

10.2 SOFTWARE FEATURES OFFERED BY THE Z80-CPU

The Z-80 instruction set provides the user with a large and flexible repetoire of operations with which to formulate control of the Z80-CPU.

The primary, auxiliary and index registers can be used to hold the arguments of arithmetic and logical operations, or to form memory addresses, or as fast-access storage for frequently used data.

Information can be moved directly from register to register; from memory to memory; from memory to registers; or from registers to memory. In addition, register contents and register/memory contents can be exchanged without using temporary storage. In particular, the contents of primary and auxilary registers can be completely exchanged by executing only two instructions, EX and EXX. This register exchange procedure can be used to separate the set of working registers between different logical procedures or to expand the set of available registers in a single procedure.

Storage and retrieval of data between pairs of registers and memory can be controlled on a last-in first-out basis through PUSH and POP instructions which utilize a special stack pointer register, SP. This stack register is available both to manipulate data and to automatically store and retrieve addresses for subroutine linkage. When a subroutine is called, for example, the address following the CALL instruction is placed on the top of the push-down stack pointed to by SP. When a subroutine returns to the calling routine, the address on the top of the stack is used to set the program counter for the address of the next instruction. The stack pointer is adjusted automatically to reflect the current "top" stack position during PUSH, POP, CALL and RET instructions. This stack mechanism allows pushdown data stacks and subroutine calls to be nested to any practical depth because the stack area can potentially be as large as memory space.

The sequence of instruction execution can be controlled by six different flags (carry, zero, sign, parity/overflow, add-subtract, half-carry) which reflect the results of arithmetic, logical, shift and compare instructions. After the execution of an instruction which sets a flag, that flag can be used to control a conditional jump or return instruction. These instructions provide logical control following the manipulation of single bit, eight-bit byte (or) sixteen-bit data quantities.

A full set of logical operations, including AND, OR, XOR (exclusive - OR), CPL (NOR) and NEG (two's complement) are available for Boolean operations between the accumulator and 1) all other eight-bit registers, 2) memory locations or 3) immediate operands.

In addition, a full set of arithmetic and logical shifts in both directions are available which operate on the contents of all eight-bit primary registers or directly on any memory location. The carry flag can be included or simply set by these shift instructions to provide both the testing of shift results and to link register/register or register/memory shift operations.

10.3 EXAMPLES OF USE OF SPECIAL Z80 INSTRUCTIONS

A. Let us assume that a string of data in memory starting at location "DATA" is to be moved into another area of memory starting at location "BUFFER" and that the string length is 737 bytes. This operation can be accomplished as follows:

LD	HL , DATA	START ADDRESS OF DATA STRING
LD	DE, BUFFER	START ADDRESS OF TARGET BUFFER
LD	BC,737	; LENGTH OF DATA STRING
LDIR		: MOVE STRING – TRANSFER MEMORY POINTED TO
		BY HL INTO MEMORY LOCATION POINTED TO BY DE
		; INCREMENT HL AND DE, DECREMENT BC
		: PROCESS UNTIL BC = 0.

11 bytes are required for this operation and each byte of data is moved in 21 clock cycles.

B. Let's assume that a string in memory starting at location "DATA" is to be moved into another area of memory starting at location "BUFFER" until an ASCII \$ character (used as string delimiter) is found. Let's also assume that the maximum string length is 132 characters. The operation can be performed as follows:

LD	HL, DATA	; STARTING ADDRESS OF DATA STRING
LD	DE, BUFFER	, STARTING ADDRESS OF TARGET BUFFER
LD	BC,132	; MAXIMUM STRING LENGTH
LD	A , '\$'	; STRING DELIMITER CODE
LOOP:CP	(HL)	; COMPARE MEMORY CONTENTS WITH DELIMITER
JR	Z, END	; GO TO END IF CHARACTERS EQUAL
LDI		; MOVE CHARACTER (HL) to (DE)
		; INCREMENT HL AND DE, DECREMENT BC
ЛР	PE, LOOP	; GO TO "LOOP" IF MORE CHARACTERS
END:		; OTHERWISE, FALL THROUGH
		; NOTE: P/V FLAG IS USED
		; TO INDICATE THAT REGISTER BC WAS
		; DECREMENTED TO ZERO.

19 bytes are required for this operation.

C. Let us assume that a 16-digit decimal number represented in packed BCD format (two BCD digits/ byte) has to be shifted as shown in the Figure 10.2 in order to mechanize BCD multiplication or division. The operation can be accomplished as follows:

	LD	HL , DATA	; ADDRESS OF FIRST BYTE
	LD	B, COUNT	; SHIFT COUNT
	XOR	Α	; CLEAR ACCUMULATOR
ROTAT:	RLD		; ROTATE LEFT LOW ORDER DIGIT IN ACC
			; WITH DIGITS IN (HL)
	INC	HL	; ADVANCE MEMORY POINTER
	DJNZ	ROTAT	; DECREMENT B AND GO TO ROTAT IF
			; B IS NOT ZERO, OTHERWISE FALL THROUGH

11 bytes are required for this operation.



FIGURE 10.2

0

 $\widehat{}$

D. Let us assume that one number is to be subtracted from another and a) that they are both in packed BCD format, b) that they are of equal but varying length, and c) that the result is to be stored in the location of the minuend. The operation can be accomplished as follows:

	LD	HL, ARG1	; ADDRESS OF MINUEND
	LD	DE, ARG2	; ADDRESS OF SUBTRAHEND
	LD	B, LENGTH	; LENGTH OF TWO ARGUMENTS
	AND	Α	; CLEAR CARRY FLAG
SUBDEC:	LD	A , (DE)	; SUBTRAHEND TO ACC
	SBC	A , (HL)	; SUBTRACT (HL) FROM ACC
	DAA		; ADJUST RESULT TO DECIMAL CODED VALUE
	LD	(HL) , A	; STORE RESULT
	INC	HL	; ADVANCE MEMORY POINTERS
	INC	DE	
	DJNZ	SUBDEC	; DECREMENT B AND GO TO "SUBDEC" IF B
			; NOT ZERO, OTHERWISE FALL THROUGH

17 bytes are required for this operation.

10.4 EXAMPLES OF PROGRAMMING TASKS

A. The following program sorts an array of numbers each in the range (0,255) into ascending order using a standard exchange sorting algorithm.

.

01/22/7 LOC	76 11:14:1 OBJ CODE	37 STMI	SOURC	BUBE E STATE	BLE LISTING EMENT	PAGE 1
		1	; *** STA	ANDARI	DEXCHANGE (B	UBBLE) SORT ROUTINE ***
		2 3 4 5	; ; AT ENT	RY: H C (1	L CONTAINS AE CONTAINS NUM <c<256)< td=""><td>DRESS OF DATA IBER OF ELEMENTS TO BE SORTED</td></c<256)<>	DRESS OF DATA IBER OF ELEMENTS TO BE SORTED
		6 7	; ; AT EXI	T: DATA	SORTED IN AS	CENDING ORDER
		9 10	; USE OF	REGIST	TERS	
		10 11 12	, ; REGIST :	ER C	ONTENTS	
		13 14	; A ; B	TI C(EMPORARY STO OUNTER FOR D	RAGE FOR CALCULATIONS
		15 16	; C ; D	Ll Fl	ENGTH OF DAT. IRST ELEMENT	A ARRAY IN COMPARISON
		17 18	; E ; H	SI Fi	ECOND ELEMEN LAG TO INDICA	T IN COMPARISON TE EXCHANGE
		19 20	; L ; IX	U PC	NUSED DINTER INTO DA	ATA ARRAY
		21 22	; IY ;	U	NUSED	
0000 0003	222600 CB84	23 24	SORT: LOOP:	LD RES	(DATA), HL FLAG, H	; SAVE DATA ADDRESS ; INITIALIZE EXCHANGE FLAG
0005	41 05	25 26 27		LD DEC	B, C B IX (DATA)	: ADJUST FOR TESTING
0007 000B 000E	DD2A2000 DD7E00 57	27 28 29	NEXT:	LD LD LD	A, (IX) D A	; FIRST ELEMENT IN COMPARISON TEMPORARY STORAGE FOR ELEMENT
000F 0012	DD5E01 93	30 31		LD SUB	E, (IX+1) E	SECOND ELEMENT IN COMPARISON
0013 0015	3008 DD7300	32 33		JR LD	NC, NOEX (IX), E	; IF FIRST > SECOND. NO JUMP : EXCHANGE ARRAY ELEMENTS
0018 001B	DD7201 CBC4	34 35		LD SET	(IX+1), D FLAG, H	: RECORD EXCHANGE OCCURRED
001D 001F	DD23 10EA	36 37 20	NOEX:	INC DJNZ	IX NEXT	: POINT TO NEXT DATA ELEMENT : COUNT NUMBER OF COMPARISONS
0021	CB44 20DF	38 39 40		BIT	FLAG, H	; DETERMINE IF EXCHANGE OCCURRED
0025	C9	41 42	;	RET		OTHERWISE, EXIT
0026 0026		43 44 45	FLAG: DATA:	EQU DEFS END	0 2	: DESIGNATION OF FLAG BIT : STORAGE FOR DATA ADDRESS

. -

67

B. The following program multiplies two unsigned 16 bit integers and leaves the result in the HL register pair.

•

01/2	2/76 11:32	:36		MULT	TIPLY LISTING		PAGE 1
LOC	OBJ CODE	STM	IT SOURC	CE STAT	EMENT		
0000)	- 1	MULT:;	UNSIG	NED SIXTEEN I	BIT INTEGER MULTIPLY.	
		2	;	ON EN	TRANCE: MUL	TIPLIER IN DE.	
		3	•		MUL	TIPLICAND IN HL.	
		4	:				
		5	;	ON EX	IT: RESULT IN	HL.	
		6	;				
		7	;	REGIS	TER USES:		
		8	;				
		9	;				
		10	;	Н	HIGH ORDER	PARTIAL RESULT	
		11	;	٠L	LOW ORDER I	PARTIAL RESULT	
		12	;	D	HIGH ORDER	MULTIPLICAND	
		13	;	E	LOW ORDER !	MULTIPLICAND	
		14	;	В	COUNTER FO	R NUMBER OF SHIFTS	
3		15	;	С	HIGH ORDER	BITS OF MULTIPLIER	
		16	;	А	LOW ORDER I	BITS OF MULTIPLIER	
		17	;		-		
0000	0610	18		LD	B, 16;	NUMBER OF BITS- INITI	ALIZE
0002	4A	19		LD	C, D;	MOVE MULTIPLIER	
0003	7B	20			A, E;		
0004	EB	21		EX	DE, HL;	MOVE MULTIPLICAND	-
0005	210000	22	N/L OOD		HL, 0;	CLEAR PARTIAL RESUL	1
0008	CB39	23	MLOOP:	SKL	С;	SHIFT MULTIPLIER RIGH	
0007	A IF	24		KK	A;	LEAST SIGNIFICANT BIT	15
0001	2001	25	•	מז		IN CARRY.	
0001	> 10	20		JK	NC, NUADD	IF NU CARRY, SKIP THE	ADD.
0001	J 19	21		ADD	HL, DE:	PARTIAL RESULT	VD IU
0005	ED	20		EV	DE LU.	PARTIAL RESULT.	r r r
0001		29 20	NOADD.			BY MULTIPLICAND L	
0001	- 47 . ED	21		ADD EV		BI MULTIPLITING II BI	TWU.
0010		27				DEDEAT UNTUE NO MODI	
0011		22		DJINZ DET	MLOUP	REFEAT UNTIL NU MUR	E DII 5.
0013	C7	22		REI;			
		54		END:			
Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin with Respect to Ground Power Dissipation

Specified operating range. -65°C to +150°C -0.3V to +7V

1.5W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$. $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
v _{ILC}	Clock Input Low Voltage	-0.3		0.45	v	
v _{IHC}	Clock Input High Voltage	V _{cc} 6		V _{cc} +.3	v	
v _{IL}	Input Low Voltage	-0.3		0.8	v	
v _{iH}	Input High Voltage	2.0		v _{cc}	v	
VOL	Output Low Voltage			0.4	v	^I OL ^{≖I.8mA}
VOH	Output High Voltage	2.4			v	^I OH ^{= -250µA}
^I cc	Power Supply Current			150	mA	
۱ _{LI}	Input Leakage Current			10	μA	V _{IN} =0 to V _{cc}
LOH	Tri-State Output Leakage Current in Float			10	μA	V _{OUT} =2.4 to V _{cc}
LOL	Tri-State Output Leakage Current in Float			-10	μA	V _{OUT} =0.4V
LD	Data Bus Leakage Current in Input Mode		3	±10	μA	0 < V _{IN} < V _{cc}

Z80A-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
v _{ilc}	Clock Input Low Voltage	-0.3		0.45	v	
V _{IHC}	Clock Input High Voltage	V _{cc} 6		V _{cc} +.3	V.	
v _{IL}	Input Low Voltage	-0.3		0.8	۰	
v _{IH}	Input High Voltage	2.0		V _{ee}	v	
VOL	Output Low Voltage			0.4	v	lOL ^{=1.8mA}
V _{OH}	Output High Voltage	2.4			v	ι _{OH} = -250μλ
¹ cc	Power Supply Current		90	200	mA	
۱ _u	Input Leakage Current			10	μA	V _{IN} =0 to V _{cc}
LOH	Tri-State Output Leakage Current in Float			10	μA	V _{OUT} =2.4 to V _{ee}
^I l.OL	Tri-State Output Leakage Current in Float			-10	μA	V _{OUT} =0.4V
LD	Data Bus Leakage Current in Input Mode			±10	μА	$0 \leq V_{1N} \leq V_{cc}$

For Z80-CPU all AC and DC characteristics remain Note: same for the military grade parts except I_{cc}.

l_{cc} = 200 mA

Capacitance

 $T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$ neasured pins returned to ground

dimicasarea puis retarinea to ground								
Symbol	Parameter	Max.	Unit					
Сф	Clock Capacitance	35	pF					
c _{iN}	Input Capacitance	5	pF					
^с оит	Output Capacitance	10	pF					

Z80-CPU Ordering Information

C - Ceramic

P - Plastic

 $\begin{array}{l} r = - \mbox{ fissile} \\ S = \mbox{ Standard 5V $\pm 5\% 0^{\circ}$ to 70^{\circ}C$ \\ E = \mbox{ Extended 5V $\pm 5\% -40° to 85^{\circ}C$ \\ M = \mbox{ Military 5V $\pm 10\% -55° to 125^{\circ}C$ \\ \end{array}$

Capacitance

 $T_{A} = 25^{\circ}C, f = 1$ MHz.

unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
C _{(p}	Clock Capacitance	35	p <i>\</i> ≓
C _{IN}	Input Capacitance	5	pF
^C OUT	Output Capacitance	10	pF

Z80A-CPU Ordering Information

C - Ceramic P - Plastic

S - Standard 5V ±5% 0° to 70°C

$T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
	t _e	Clock Period	.4	[12]	μsec	
	τ _ω (ΦΗ)	Clock Pulse Width, Clock High	180	[E]	nsec	1
Ψ	ι _ω (ΦL)	Clock Pulse Width, Clock Low	180	2000	nsec	1 1
	¹ r, f	Clock Rise and Fall Time		30	nsec	
		Address Output Delay	T	145	nsec	
	IE (AD)	Delay to Float		110	nsec	
	lauren	Address Stable Prior to MREO (Memory Cycle)		1	nsec	
A0-15	turi	Address Stable Prior to IORO RD or WR (1/O Cycle)	121	<u> </u>	nser	C _L = 50pF
	-aci	Address Stuble from PD WP IOPO or MPEO		<u>+</u>		-
	teat	Address Stable From RD or WR During Float	[4]		nsec	4
			+		+	
	¹ D (D)	Data Output Delay		230	nsec	4
	¹ F (D)	Data Setup Time to Bising Edge of Cloub During MI Coule	- 50		nsec	4 1
n	150 (D)	Data Setup Time to Kising Edge of Clock During MT Cycle	20	<u> </u>	nsec	C - 50-5
0-7	'SΦ (D)	Data Setup Time to Failing Edge of (Tock During m2 to M5	-10-		nsec	
	dem	Data Stable Prior to WR (Memory Cycle)	12		insec	4 1
	^L dci Ludf	Data Stable From WR	101		nsec	4
	-cai			ļ		
	Ч	Any Hold Time for Setup Time	0	ļ	nsec	
	1DLT (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low		100	nsec	
	1DH4 (MR)	MREQ Delay From Rising Edge of Clock, MREQ High		100	nsec]
MREQ	1DHT (MR)	MREQ Delay From Falling Edge of Clock, MRE') High		100	nsec	C, = 50pF
	¹ w (MRL)	Pulse Width, MREQ Low	181		nsec	1 -
	^L w (MRH)	Pulse Width, MREQ High	191		nsec	1
		IORO Delay From Bisine Edge of Clock TORO Low	1	90	nsec	
		IORO Delay From Falling Edge of Clock, IORO Low		1 110	neec	4 1
IORQ		IORO Delay From Plaine Edge of Clock, IORO High		100	Diec	C _L = SOpF
	$^{1}DH\overline{\Phi}(IR)$	IORQ Delay From Falling Edge of Clock, IORQ High		110	nsec	4 -
		TTO Dalay From Bising Edge of Clark, TTO Law	+	100		
	$^{1}DL\Phi$ (RD)	RD Delay From Rising Edge of Clock, RD Low		100	nsec	
RD	'DLΦ (RD)	RD Delay From Paring Edge of Clock, RD Low		1 100	nsec	C, = 50pF
		RD Delay From Rising Edge of Clock, RD High		110	nsec	
	Dilt (KD)					
	¹ DL¢ (WR)	WR Delay From Rising Edge of Clock, WR Low		80	nsec	
WR	^t DL • (WR)	WR Delay From Falling Edge of Clock, WR Low		90	nsec	C. = 50mE
	^I DH • (WR)	WR Delay From Falling Edge of Clock, WR High		100	nsec	
	tw (WRL)	Pulse Width, WR Low	[10]		nsec	
TT	¹ DL(M1)	M1 Delay From Rising Edge of Clock, M1 Low		130	nsec	0 - 50-5
mi	^t DH (M1)	MI Delay From Rising Edge of Clock, MI High		130	пзес	CL = SOPP
5540		RFSH Delay From Rising Edge of Clock, RFSH Low	1	180	nsec	
KF SH	¹ DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		150	nsec	C _L = 50pF
WAIT	^L s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT		HALT Delay Time From Falling Edge of Clock	1	300	nsec	$C_{1} = 50pF$
	-D(H1)		+			
INI	<u> </u>	INT Setup Time to Rising Edge of Clock	80		nsec	
NMI	^t w (NML)	Pulse Width, NM1 Low	80		nsec	
BUSRQ	^t s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	80		nsec	
		BUSAK Delay From Bising Edge of Clock BUSAK Low	1	170	Diec	
BUSAK	¹ DH (BA)	BUSAK Delay From Falling Edge of Clock, BUSAK High		110	nsec	C _L = SOpF
RESET	L _s (RS)	RESET Setup Time to Rising Edge of Clock	90		nsec	
			+	100		
	'F (C)	Delay to Float (MKEQ, IUKQ, KD and WK)		100	nsec	ļ
(^t mr	MI Stable Prior to IORQ (Interrupt Ack.)	1 00		nsec	

NOTES:

A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and \overline{IORQ} are both active.

Β. All control signals are internally synchronized, so they may be totally asynchronous with respect

to the clock. The RESET signal must be active for a minimum of 3 clock cycles. С.

D. Output Delay vs. Loaded Capacitance TA = 70° C Vcc = $+5V \pm 5\%$

Add 10nsec delay for each 50pf increase in load up to a maximum of 200pf for the data bus & 100pf for address & control lines

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 µsec maximum



 $t_c = t_w(\Phi H) + t_w(\Phi L) + t_r + t_f$

 $t_{acm} = t_{w(\Phi H)} + t_{f} - 75$

 $t_{ca} = t_{w}(\Phi L) + t_{r} - 40$ $t_{caf} = t_{w(\Phi L)} + t_{r} = 60$ $t_{dcm} = t_{c} - 210$

 $t_{dci} = t_{w(\Phi L)} + t_{r} - 210$ $t_{cdf} = t_{w}(\Phi L) + t_{r} - 80$

 $t_w(MRL) = t_c - 40$

 $t_w(\overline{WRL}) = t_c - 40$

 $t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 80$

 $t_{w(MRH)} = t_{w(\Phi H)} + t_{f} = 30$

 $t_{aci} = t_c - 80$

Load circuit for Output

A.C. Timing Diagram

Timing measurements are made at the following voltages, unless otherwise specified:



71

$T_A = 0^{\circ}($	נט 70°℃	$V_{cc} = +5V$	/ ± 5%. Unless	Otherwise Noted.
--------------------	---------	----------------	----------------	------------------

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition	
	ι _c	Clock Period	.25	1121	μsec		
	ι _w (ΦΗ)	Clock Pulse Width, Clock High	110	IEI	nsec	1	
Ψ	ι _w (ΦL)	Clock Pulse Width, Clock Low	110	2000	nsec		
	4, f	Clock Rise and Fall Time		.30	nsec	1	
		Address Output Delay		110	nsec		
	IE (AD)	Delay to Float		90	nsec	1	
		Address Stable Prior to MREO (Memory Cycle)			nsec		
A0-15	acm	Address Stable Prior to IOPO PD or WP (1/O Cycle)	H-151-			C ₁ = 50pF	
	'aci	Address Stable Filor to TORO, RD of WR (1/O Cycle)	121		nsec		
	l caf	Address Stable From RD or WR During Float	[4]		nsec	4	
	¹ D (D)	Data Output Delay		150	nsec		
	¹ F (D)	Delay to Float During Write Cycle		90	nsec]	
	¹ SΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	35		nsec		
D ₀₋₇	¹ SΦ(D)	Data Setup Time to Falling Edge of Clock During M2 to M5	50		nsec	$C_T = 50 pF$	
-	¹ dcm	Data Stable Prior to WR (Memory Cycle)	131		nsec	1 -	
	¹ dci	Data Stable Prior to WR (1/O Cycle)	161		nsec	1	
	lcdf	Data Stable From WR	171			1	
	чн	Any Hold Time for Setup Time		0	nsec		
	IN TANK	MREO Delay From Falling Edge of Clock MREO Law		95			
	UDLO (MR)	MREO Delay From Rising Edge of Clock, MREO High		85	nsec	4	
MPEO	DHO (MR)	MREQ Delay From Kaing Edge of Clock, MREQ High	<u> </u>	63	liset	C - 10-5	
MILEQ	¹ DHΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ High		85	nsec	L=SOPF	
·	^L w (MRL)	Pulse width, MREQ Low	18!	I	nsec		
	^L w (MRH)	Pulse Width, MREQ High	[9]		nsec		
		IORO Delay From Rising Edge of Clock, IORO Low		75	nsec		
		IORO Delay From Falling Edge of Clock IORO Low		85	nsec		
IORQ		IORO Delay From Pising Edge of Clock IORO High		0.		C ₁ = 50pF	
		10R0 Delay From Falling Edge of Clock, 10R0 High		85	Insec	4 -	
	•DHФ (IK)	TORQ Delay From Falling Edge of Clock, TORQ High		85	nsec		
	IDIA (RD)	(RD) RD Delay From Rising Edge of Clock, RD Low		85	nsec		
		RD Delay From Falling Edge of Clock, RD Low		95	nsec		
RD	IDHA (PD)	RD Delay From Rising Edge of Clock, RD High		85	nsec	C _L = 50pF	
	¹ DH • (RD)	RD Delay From Falling Edge of Clock, RD High		85	nsec	1 -	
	¹ DLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low		65	nsec		
WR	¹ DL • (WR)	WR Delay From Falling Edge of Clock, WR Low		80	nsec	$C_{1} = 50 \text{mE}$	
	¹ DHΦ(WR)	WR Delay From Falling Edge of Clock, WR High		80	nsec		
	^t w (WRL)	Pulse Width, WR Low	[10]		nsec		
		MI Delay From Rising Edge of Clock, MI Low	1	100	nsec		
MI	¹ DH (M1)	MI Delay From Rising Edge of Clock, MI High		100	nsec	$C_L = 50 pF$	
RFSH	^I DL (RF)	KrSH Delay From Rising Edge of Clock, RFSH Low	L	130	nsec	C _T = 50pF	
	^t DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec		
WAIT	^t s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec		
HALT	^I D (HT)	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = SOpF	
INT	^t s (IT)	INT Setup Time to Rising Edge of Clock	80		nsec		
MMI	^t w (NML)	Pulse Width, NM1 Low	80		nsec		
BUSRQ	^L s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	50		nsec		
			T T	100			
BUSAK	¹ DL (BA) ¹ DH (BA)	BUSAK Delay From Rusing Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		100	nsec	С _L = 50pF	
RESET	¹ s (RS)	RESET Setup Time to Rising Edge of Clock	60		nsec		
	^۱ F (C)	Delay to Float (MREQ, IORQ, RD and WR)		80	nsec		
	^t mr	MI Stable Prior to IORQ (Interrupt Ack.)	[11]		nsec		

[12] $t_c = t_w(\Phi H) + t_w(\Phi L) + t_f + t_f$

[1] $t_{acm} = t_{w}(\Phi H) + t_{f} = 65$

[2] $t_{aci} = t_c -70$

[3] $t_{ca} = t_{w(\Phi L)} + t_r - 50$

[4] $t_{caf} = t_{w(\Phi L)} + t_{r} - 45$

[5] $t_{dcm} = t_c - 170$

- [6] $t_{dci} = t_{w(\Phi L)} + t_r 170$
- [7] $t_{cdf} = t_{w(\Phi L)} + t_{r} 70$

[8] $t_{w}(\overline{MRL}) = t_{c} - 30$

 $[10] t_{w}(\overline{WRL}) = t_{c} -30$

[11] $t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 65$

NOTES:

- A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when MI and IORQ are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect
- to the clock. C. The RESET signal must be active for a minimum of 3 clock cycles.

D. Output Delay vs. Loaded Capacitance TA = 70°C Vcc = +5V ±5%

Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 µsec maximum





^[9] $t_{w(MRH)} = t_{w(\Phi H)} + t_{f} - 20$

12.0		DECIY	Decrement IY		
	780-0911	DEC ss	Decrement Reg. pair ss		
Zilog INST	RUCTION SET	DI	Disable interrupts		
ADC HL, ss	Add with Carry Reg. pair ss to HL	DJNZ e	Decrement 8 and Jump relative if B≠0		
ADC A, s	Add with carry operand s to Acc.	EI	Enable interrupts		
ADD A, n	Add value n to Acc.	EX (SP), HL	Exchange the location (SP) and HL		
ADD A, r	Add Reg. r to Acc.	EX (SP), IX	Exchange the location (SP) and IX		
ADD A, (HL)	Add location (HL) to Acc.	EX (SP), IY	Exchange the location (SP) and IY		
ADD A, (IX+d)	Add location (IX+d) to Acc.	EX AF, AF'	Exchange the contents of AF		
ADD A, (IY+d)	Add location (IY+d) to Acc.		and AF'		
ADD HL, ss	Add Reg. pair ss to HL	EX DE, HL	Exchange the contents of DE and HL		
ADD IX, pp	Add Reg. pair pp to IX	EXX	Exchange the contents of BC. DE.		
ADD IY, rr	Add Reg. pair rr to IY		HL with contents of BC', DE', HL' respectively		
	Logical AND of operand s and Acc.	HALT	HALT (wait for interrupt or reset)		
BIT 5, (HL)	Test BIT b of location (HL)	IM 0	Set interrunt mode 0		
BIT b, (IX+d)	Test BIT b of location (IX+d)	IM 1	Set interrunt mode 1		
BIT b, (IY+d)	Test BIT b of location (IY+d)	IM 2	Set interrupt mode 7		
BIT b, r	Test BIT b of Reg. r	INI A /_)	Lead the Ass with input from		
CALL cc, nn	Call subroutine at location nn if condition cc if true	IN A, (n)	device n		
CALL nn	Unconditional call subroutine at location nn	IN r, (C)	Load the Reg. r with input from device (C)		
CCF	Complement carry flag	INC (HL)	Increment location (HL)		
CP s	Compare operand s with Acc.	INC IX	Increment IX		
CPD	Compare location (HL) and Acc.	INC (IX+d)	Increment location (IX+d)		
	decrement HL and BC	INC IY	Increment IY		
CPDR	Compare location (HL) and Acc. decrement HL and BC, repeat	INC (IY+d)	Increment location (IY+d)		
	until BC=0	INC r	Increment Reg. r		
CPI	Compare location (HL) and Acc.	INC SS	Increment Reg. pair ss		
CPIR	Compare location (HL) and Acc. increment HL, decrement BC repeat until BC=0	IND	Load location (HL) with input from port (C), decrement HL and B		
CPL	Complement Acc. (1's comp)	INDR	Load location (HL) with input from port (C), decrement HL and		
DAA	Decimal adjust Acc.		decrement B, repeat until B=0		
DEC m	Decrement operand m	INI	Load location (HL) with input from port (C); and increment HL		
DECIX	Decrement IX		and decrement B		

INIR	Load location (HL) with input	LD (nn), A	Load location (nn) with Acc.
	from port (C), increment HL and decrement B, repeat until	LD (nn), dd	Load location (nn) with Reg.
\smile	B=0	LD (nn), HL	Load location (nn) with HL
JP (HL)	Unconditional Jump to (HL)	LD (nn), IX	Load location (nn) with IX
JP (IX)	Unconditional Jump to (IX)	LD (nn), IY	Load location (nn) with IY
JP (IY)	Unconditonal Jump to (IY)	LD R, A	Load R with Acc.
JP cc, nn	Jump to location nn if condition cc is true	LD r, (HL)	Load Reg. r with location (H
JP nn	Unconditional jump to location	LD r, (IX+d)	Load Reg. r with location (I)
	nn	LD r, (IY+d)	Load Reg. r with location (I)
JP C, e	Jump relative to PC+e if carry=1	LD r, n	Load Reg. r with value n
JR e	Unconditional Jump relative	LD r, r'	Load Reg. r with Reg. r'
	to PC+e	LD SP, HL	Load SP with HL
JP NC, e	Jump relative to PC+e if carry=0	LD SP, IX	Load SP with IX
'R NZ, e └	Jump relative to PC+e if non zero (Z=0)	LD SP, IY	Load SP with IY
JR Z, e	Jump relative to PC+e if zero (Z=1)	LDD	Load location (DE) with loca (HL), decrement DE, HL and
LD A, (BC)	Load Acc. with location (BC)	LDDB	Load location (DE) with loc
LD A, (DE)	Load Acc. with location (DE)		(HL), decrement DE, HL and
LD A, I	Load Acc. with I		repeat until BC=0
LD A, (nn)	Load Acc. with location nn	LDI	Load location (DE) with loc: (HL), increment DE, HL,
LD A, R	Load Acc. with Reg. R		decrement BC
LD (BC), A	Load location (BC) with Acc.	LDIR	Load location (DE) with loc:
LD (DE), A	Load location (DE) with Acc.		decrement BC and repeat unt
LD (HL), n	Load location (HL) with value n		BC=0
LD dd, nn	Load Reg. pair dd with value nn	NEG	Negate Acc. (2's complement
→D HL, (nn)	Load HL with location (nn)	NOP	No operation
LD (HL), r	Load location (HL) with Reg. r	OR s	Logical 'OR' or operand s and
LD I, A	Load I with Acc.	OIDR	(HL) decrement HL and B, re
LF IX, nn	Load IX with value nn	0710	until B=0
LD IX, (nn)	Load IX with location (nn)	OTIR	(HL), increment HL, decreme
LD (IX+d), n	Load location (IX+d) with value n		repeat until B=0
LD (IX+d), r	Load location (IX+d) with Reg. r	OUT (C), r	Load output port (C) with Re
LD IY, nn	Load IY with value nn	OUT (n), A	Load output port (n) with Ac
LD IY, (nn)	Load IY with location (nn)	0010	(HL), decrement HL and B
LD (IY+d), n	Load location (IY+d) with value n	ουτι	Load output port (C) with loc
LD (IY+d), r	Load location (IY+d) with Reg. r		(HL), increment HL and decre B
· •	· · · · · · · · · · · · · · · · · · ·		

•

74

POP IX	Load IX with top of stack	RR m	Rotate right through carry operand m
POPIY	Load IY with top of stack	RRA	Rotate right Acc. through carry
POP qq	Load Reg. pair qq with top of stack	RRC m	Rotate operand m right circular
PUSH IX	Load IX onto stack	RRCA	Rotate right circular Acc.
PUSHIY	Load IY onto stack	RRD	Rotate digit right and left between
PUSH qq	Load Reg. pair qq onto stack		Acc. and location (HL)
RES b, m	Reset Bit b of operand m	RST p	Restart to location p
RET	Return from subroutine	SBC A, s	Subtract operand s from Acc. with
RET cc	Return from subroutine if condition cc is true	SBC HL, ss	carry Subtract Reg. pair ss from HL with
RETI	Return from interrupt	50E	Carry
RETN	Return from non maskable interrupt		
RL m	Rotate left through carry operand m	SET D, (HL)	Set Bit D of location (FL)
RLA	Rotate left Acc. through carry	SET b, (IX+d)	Set Bit b of location (IX+d)
RLC (HL)	Rotate location (HL) left circular	SET b, (IY+d)	Set Bit b of location (IY+d)
RLC (IX+d)	Rotate location (IX+d) left circular	SET b, r	Set Bit b of Reg. r
RLC (IY+d)	Rotate location (IY+d) left circular	SLA m	Shift operand m left arithmetic
RLC r	Rotate Reg. r left circular	SRA m	Shift operand m right arithmetic
RLCA	Rotate left circular Acc.	SRL m	Shift operand m right logical
RLD	Rotate digit left and right between	SUB s	Subtract operand s from Acc.
	Acc. and location (HL)	XOR s	Exclusive 'OR' operand s and Acc.

.

Mnemonic Comparison between System Z80 and System 8080A

Opcode	808	80A	Z80	0	Opcode	80	80A	Z	80
00 01 02 03 04 05 06 07 08 09 0A 09 0A 09 0A 09 0A 09 0A 09 0A 09 0A 09 0A 09 0A 09 0A	NOP LXI STAX INX DCR MVI RLC DAD LDAX DCX INR DCR MVI RRC	B,dddd B B B,dd B B C C C,dd	NOP LD INC INC DEC LD RLCA EX ADD LD DEC INC DEC LD RRCA	BC,dddd (BC),A BC B B,dd AF,AF ^T HL,BC A,(BC) BC C C C,dd	30 31 32 33 34 35 36 37 38 39 3A 39 3A 30 32 3D 32 3F	LXI STA INX DCR MVI STC DAD LDA DCX INR DCR MVI CMC	SP,dddd adr SP M M M,dd SP adr SP A A A,dd	JR LD LD INC DEC LD SCF JR ADD LD DEC LD CCF	NC,disp SP,dddd (adr),A SP (HL) (HL) (HL),dd C,disp HL,SP A,(adr) SP A A A A,dd
10 11 12 13 14 15 16 17 18 19 1A 10 10 10 10 10 10	LXI STAX INX DCR MVI RAL DAD LDAX DCX INR DCR MVI RAR	D,dddd D D D D,dd D D D E E E E,dd	DJNZ LD INC INC DEC LD RLA JR ADD LD DEC INC DEC LD RRA	disp DE,dddd (DE),A DE D D,dd disp HL,DE A,(DE) DE E E E	40 41 42 43 44 45 46 47 48 46 47 48 46 40 40 45 46 47	MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	8,8 8,C 8,D 8,E 8,H 8,A 8,A C,B C,C C,E C,L C,A		B,B B,C B,D B,E B,H B,L B,L B,A C,B C,C C,C C,C C,C C,C C,L C,L C,L C,A
20 21 22 23 24 25 26 27 28 29 2A 28 29 2A 28 20 2E 2F	LXI SHLD INX INR DCR MVI DAA DAD LHLD DCX INR DCR MVI CMA	H,dddd adr H H H,dd H adr H L L	JR LD INC INC DEC LD DAA JR ADD LD DEC LD LD CPL	NZ,disp HL,dddd (adr),HL HL H H H,dd Z,disp HL,HL HL,(adr) HL L L	50 51 52 53 54 55 56 57 58 59 58 59 58 59 58 50 50 50 50 50 50 50	MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	D,B D,C D,D D,E D,H D,L D,M D,A E,B E,C E,D E,E H E,L E,M E,A		D,B D,C D,D D,E D,H D,L D,(HL) D,A E,B E,C E,C E,C E,C E,L E,L E,(HL) E,A

 \smile

Opcode	80	80A	Z80)	Opcode	80	A 08		Z80
60 61 62 63 64 65 66 67 68 67 68 69 68 60 60 60 60 60 60 60 60 60 60 60 60 60	MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	H,,DE H,,DE H,,,,,,,,,,,,,,,,,,,,,,,,,,,		H,B H,C H,D H,E H,H H,L H,(HL) H,A L,B L,C L,D L,E L,D L,E L,L L,(HL) L,A	90 91 92 93 94 95 96 97 98 97 98 99 98 99 98 90 95 95	SUB SUB SUB SUB SUB SUB SUB SUB SBB SBB	BCDEHLMABCDEHLMA	SUB SUB SUB SUB SUB SUB SUB SUB SUB SBC SBC SBC SBC SBC SBC SBC	B C D E H L (HL) A A,B A,C A,C A,C A,C A,C A,L A,L A,(HL) A,A
70 71 72 73 74 75 76 77 78 79 7A 78 79 7A 78 70 7E 7F	MOV MOV MOV MOV MOV HLT MOV MOV MOV MOV MOV MOV	M,DE M,JE M,JE M,JE A,JE A,JE A,JE A,JE A,JE A,JE A,JE A	LD LD LD LD LD LD LD LD LD LD LD LD	(HL),B (HL),C (HL),C (HL),E (HL),H (HL),H (HL),L (HL),A A,B A,C A,C A,C A,C A,C A,C A,C A,C A,C A,C	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA A8 A0 A0 AE AF	ANA ANA ANA ANA ANA ANA ANA XRA XRA XRA XRA XRA XRA XRA	BCDEHLMABCDEHLMA	AND AND AND AND AND AND AND AND XOR XOR XOR XOR XOR XOR XOR XOR	B C D E H L (HL) A B C D E H L (HL) A B C D E H L (HL) A B C D E H L (HL) A B C D E H L
80 81 82 83 84 85 86 85 86 87 88 88 88 88 88 88 88 88 88 88 88 88	ADD ADD ADD ADD ADD ADD ADD ADD ADD ADC ADC	BCDEHLMABCDEHLMA	ADD ADD ADD ADD ADD ADD ADD ADD ADD ADC ADC	A,B A,C A,D A,E A,H A,L A,L A,C A,B A,C A,B A,C A,C A,C A,C A,L A,L A,L A,L A,A	80 81 82 83 84 85 86 85 86 87 88 89 88 80 80 85 85	ORA ORA ORA ORA ORA ORA ORA ORA CMP CMP CMP CMP CMP CMP CMP	BCDEHLMABCDEHLMA	OR OR OR OR OR OR CP CP CP CP CP CP CP	BCDEHL(HL) BCDEHL(HL) BCDEHL(HL)

Opcode	808	AO	Z	80	Opcode	808	OA [.]	Z	30
CD C1 C2 C3 C4 C5 C6 C7 C8 C9 CA C0 C0 C0 C0 C0 C0 C0 C0 C0 C0 C0 C1 C2 C3 C4 C5 C6 C7 C6 C7 C6 C7 C6 C7 C7 C7 C6 C7 C7 C7 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	RNZ POP JNZ JMP CNZ PUSH ADI RST RET JZ CZ CALL ACI RST	B adr adr B dd O adr adr adr dd 1	RET POP JP CALL PUSH ADD RST RET JP S00 CALL CALL ADC RST	NZ BC NZ,adr adr NZ,adr BC A,dd O Z Z,adr adr A,dd 8	F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0	RP POP JP DI CP PUSH ORI RST RM SPHL JM EI CM CPI RST	PSW adr adr PSW dd 6 adr adr adr dd 7	RET POP JP DI CALL PUSH OR RST RET LD JP EI CALL See b CP RST	P AF P,adr AF dd 30H M SP,HL M,adr alow dd 38H
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D7 D8 D9 D7 D8 D9 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	RNC POP JNC OUT CNC PUSH SUI RST RC JC IN CC SBI RST	D adr port adr D dd 2 adr port adr dd 3	RET POP JP OUT CALL PUSH SUB RST RET EXX JP IN CALL See b SBC RST	NC DE NC,adr port,A NC,adr DE dd 10H C C,adr A,port C,adr elow A,dd 18H					
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 E8 E9 E8 E0 E0 E0 EF	RPO POP JPO XTHL CPO PUSH ANI RST RPE PCHL JPE XCHG CPE XRI RST	H adr adr H dd 4 adr adr dd 5	RET POP JP EX CALL PUSH AND RST RET JP EX CALL SBB XOR RST	PO HL PO,adr (SP),HL PO,adr HL dd 2OH PE (HL) PE,adr DE,HL PE,adr alow dd 28H					

•

)pcode						
C800 C801 C802 C803 C804 C805 C806 C806 C807 C808 C809 C80A C808 C808 C808 C800 C80C C80E C80F	RLC RLC RLC RLC RLC RLC RLC RRC RRC RRC	В С С Н Ц (HL) А В С О Е Н Ц (HL) А		C838 C839 C83A C83B C83C C83C C83C C83F	SRL SRL SRL SRL SRL SRL SRL SRL	B C D E H L (HL) A
C810 C811 C812 C813 C814 C815 C816 C816 C817 C818 C819 C818 C819 C818 C810 C810 C810 C810 C811 C811 C811	RL RL RL RL RL RR RR RR RR RR RR RR	8 C D E H L (HL) A B C D E H L (HL) A		C840 C841 C842 C843 C844 C845 C845 C846 C846 C847 C848 C849 C848 C848 C848 C840 C84C C84C C84F	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	0,8 0,C 0,D 0,E 0,H 0,L 0,(HL) 0,A 1,8 1,C 1,B 1,C 1,E 1,H 1,L 1,(HL) 1,A
C820 C821 C822 C823 C824 C825 C826 C827 C828 C827 C828 C829 C828 C829 C822 C820 C820 C822 C825 C825	SLA SLA SLA SLA SLA SLA SLA SRA SRA SRA SRA SRA SRA	В С О Е Н (HL) А В С О Е Н Ц (HL) А		C850 C851 C852 C053 C054 C055 C856 C857 C858 C858 C858 C858 C858 C855 C855	8IT 8IT 8IT 8IT 8IT 8IT 8IT 8IT 8IT 8IT	2,8 2,C 2,D 2,E 2,H 2,L 2,(HL) 2,A 3,8 3,C 3,C 3,C 3,C 3,L 3,L 3,L 3,(HL) 3,A

The following instructions are unique to Z80 :-

0

·

Opcode

Opcode

CB60 CB61 CB62 CB63 CB64 CB65 CB66 CB67 CB68 CB67 CB68 CB68 CB68 CB66 CB66 CB66 CB66 CB66	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	4,B 4,C 4,E 4,H 4,L 4,(HL) 4,A 5,B 5,C 5,C 5,C 5,C 5,E 5,L 5,L 5,(HL) 5,A	· ·	CB90 CB91 CB92 CB93 CB94 CB95 CB96 CB97 CB98 CB97 CB98 CB99 CB98 CB99 CB98 CB90 CB95 CB95	RES RES RES RES RES RES RES RES RES RES	2,8 2,C 2,E 2,H 2,L 2,(HL) 2,A 3,B 3,C 3,C 3,C 3,C 3,E 3,L 3,L 3,(HL) 3,A
C870 C871 C872 C873 C874 C875 C876 C877 C878 C879 C878 C879 C878 C878 C877 C878 C877 C878 C877 C877 C877 C877 C877	BIT BIT BIT BIT BIT BIT BIT BIT BIT BIT	6,8 6,C 6,D 6,E 6,H 6,L 6,L 6,A 7,B 7,C 7,D 7,C 7,D 7,E 7,H 7,L 7,(HL) 7,A		CBAD CBA1 CBA2 CBA3 CBA4 CBA5 CBA6 CBA7 CBA8 CBA9 CBAA CBAB CBAA CBAA CBAA CBAA CBAA	RES RES RES RES RES RES RES RES RES RES	4,B 4,C 4,E 4,H 4,L 4,(HL) 4,A 5,B 5,C 5,C 5,E 5,L 5,L 5,(HL) 5,A
CB80 CB81 CB82 CB83 CB84 CB85 CB86 CB87 CB88 CB87 CB88 CB88 CB88 CB80 CB85 CB85 CB85	RES RES RES RES RES RES RES RES RES RES	0,8 0,C 0,D 0,E 0,H 0,L 0,(HL) 0,A 1,8 1,C 1,C 1,C 1,E 1,H 1,L 1,L 1,A		CB80 CB81 CB82 CB83 CB84 CB85 CB86 CB87 CB88 CB89 CB88 CB89 CB88 CB88 CB85 CB85 CB85	RES RES RES RES RES RES RES RES RES RES	6,8 6,C 6,D 6,E 6,H 6,L 6,L 6,A 7,B 7,C 7,C 7,C 7,C 7,C 7,L 7,L 7,(HL) 7,A

Орсос	et
-------	----

C8C0

C8C1

C8C2

CBC3

CBC4

CBCS

C8C6

C8C7

C8C8

CBC9

CBCA

C8C8

CBCC

CSCD

CBCE

CBCF

C800

C801

C8D2

CBD3

C8D4

C8D5

C8D6

C8D7

C808

CBD9

CBDA

C808

CBDC

CBDD

CBDE

CBDF

CBEO

CBE1

CBE2

C8E3

CBE4

C8E5

CBEG

CBE7

CBE8

CBE9

CBEA

CBEB

CBEC

CBED

CBEE

CBEF

SET

1,B

1,0

1,D

1,E

1,H

1,A

2,8

2,C

2,D

2,E

2,H

2,L 2,(HL)

2,A

З,В

3,C

3,D

3,Ε

3,H

3,L 3,(HL)

3,A

4,8

4,0

4,D

4,E

4,H

4,L

4,Λ

5,0

5,C

5,D

5,E

5,H

5,L

5,A

5,(HL)

4,(HL)

1,L 1,(HL)

0.8	
0.0	
0,D	
0,Ε	
0,H	
0,L	
0,(HL)	
Ο,Α	

Opcode	
--------	--

C8F0 C8F1 C8F2 C8F3 C8F4 C8F5 C8F5 C8F5 C8F7 C8F8 C8F7 C8F8 C8F8 C8F8 C8F8 C8F6 C8F5 C8F5 C8F5	SET SET SET SET SET SET SET SET SET SET	6,8 6,C 6,D 6,E 6,H 6,L 6,(HL) 6,A 7,B 7,C 7,D 7,C 7,D 7,E 7,H 7,L 7,(HL) 7,A
DD09	ADD	IX,8C
DD19	ADD	IX,DE
DD21	LD	IX,dddd
DD22	LD	(adr),IX
DD23	INC	IX
DD29	ADD	IX,IX
DD2A	LD	IX,(adr)
DD28	DEC	IX
DD34	INC	(IX+offset)
DD35	DEC	(IX+offset)
DD36	LD	(IX+offset),dd
DD39	ADD	IX,SP
0046	LD	B,(IX+offset)
004E	LD	C,(IX+offset)
DD56	LD	D,(IX+offset)
DD5 E	LD	E,(IX+offset)
DDGG	LD	H,(IX+offant)
DDGE	LD	L,(IX+offnot)
0070 0071 0072 0073 0074 0075 0077 0075		(IX+offant),N (IX+offant),C (IX+offant),D (IX+offant),E (IX+offant),H (IX+offant),H (IX+offant),A A,(IX+offant),A
0086	ADD	A,(IX+offset)
0085	ADC	A,(IX+offset)

Opcode

Opcode

DD96 DD9E	SUB SBC	(IX+offset) A,(IX+offset)	DDE1 DDE3	POP EX	IX (SP),IX
		(IX+offset) (IX+offset)	DDE5 DDE9	DUSH JP	IX (IX)
DDB6	OR	(IX+offset)	DDF9	LD	SP,IX
DDBE	CP	(IX+offset)	ED40 ED41	IN DUT	B,(C) (C).B
DDCBof06 DDCBof0E	5 RLC E RRC	(IX+offset) (IX+offset)	ED42 ED43	SBC LD	HL,BC (dddd),BC
DDCBof16 DDCBof18	5 RL E RR	(IX+offset) (IX+offset)	ED44 ED45 ED46	NEG RETN TM	n
DDCBof26	5 SLA	(IX+offset)	ED47 ED48	LD IN	I,A C,(C)
DDCBof3E	E SRA	(IX+offset)	ED49 ED4A		(C),C HL,BC
DDCBof46	5 BIT	O,(IX+offset)	ED48 ED4D	RETI	BC, (adr)
DDCBof4E	E BIT	1,(IX+offset)	ED50 ED51	IN OUT	D,(C) (C),D
DDCBof56	E BIT	2,(IX+offset) 3,(IX+offset)	ED52 ED53	SBC LD	HL,DE (adr),DE
DDCBof66 DDCBof68	5 BIT E BIT	4,(IX+offset) 5,(IX+offset)	ED56 ED57 ED58		1 A,I F.(C)
DDCBof76	5 BIT	6,(IX+offset)	ED59 ED5A	OUT ADC	(C),E HL,DE
	S RES	(IX+offset)	ED5B ED5E	LD IM -	DE,(adr) 2
DDCBof8	E RES	1,(IX+offset)	ED60 ED61		H,(C) (C).H
DDCBof96 DDCBof96	5 RES E RES	2,(IX+offset) 3,(IX+offset)	EDG2 EDG7	SBC	HL,HĻ
DDCBofA6 DDCBofA6	5 RES E RES	4,(IX+offset) 5,(IX+offset)	ED68 ED69 ED6A	IN DUT ADC	L,(C) (C),L HL,HL
DDCBof86 DDCBof86	5 RES E RES	6,(IX+offset) 7,(IX+offset)	ED6F ED72	RLD SBC	HL,SP
DDCBofC6 DDCBofC6	5 SET E SET	O,(IX+offset) 1,(IX+offset)	ED73 ED78 ED79	LD IN OUT	(adr),SP A,(C) (C).A
DDCBofD6 DDCBofD6	6 SET E SET	2,(IX+offset) 3,(IX+offset)	ED7A ED7B	ADC LD	HL,SP SP,(adr)
DDCBofE DDCBofE	6 SET E SET	4,(IX+offset) 5,(IX+offset)	EDAO EDA1 EDA2	LDI CPI INI	
DDCBoff(DDCBoff(6 SET E SET	6,(IX+offset) 7,(IX+offset)	EDA3 EDA8 EDA9 EDAA EDA8	OUTI LDD CPD IND OUTD	

 \smile

Opcode

Opcode

.

ED80 ED81	LDIR CPIR		FDC8of06 FDC8of0E	RLC RRC	(IY+offset) (IY+offset)
ED83 ED88 ED88			FDCBof16 FDCBof1E	RL RR	(IY+offset) (IY+offset)
EDBA EDBB	INDR		FDCBof26 FDCBof2E	SLA SRA	(IY+offset) (IY+offset)
FD09	ADD	IY,BC	FDC8of3E	SRL	(IY+offset)
FD19	ADD	IY,DE	FDCBof46 FDCBof4E	BIT BIT	O,(IY+offset) 1,(IY+offset)
FD21 FD22		ly,0000 (adr),IY	FDCBof56	BIT	2,(IY+offset)
FD23 FD29	ADD	IY IY,IY IY (adm)		011	A (IV+offect)
FD2B	DEC	IY, (adr) IY	FDCBof6E	BIT	5,(IY+offset)
FD34 FD35		(IY+offset) (IY+offset) (IY+offset) dd	FDCBof76 FDCBof7E	BIT BIT	6,(IY+offset) 7,(IY+offset)
FD39	ADD	IY,SP	FDC8of86 FDC8of8F	RES	O,(IY+offset) 1.(IY+offset)
FD46 FD4E	LD LD	B,(IY+offset) C,(IY+offset)	FDCBof96	RES	2,(IY+offset)
FD56 FD5E	LD LD	D,(IY+offset) E,(IY+offset)		RCJ DES	A (IV+offect)
FD66	LD	H,(IY+offset)	FDCBofAE	RES	5,(IY+offset)
FD6E	LD	L,(IY+offset)	FDCBofB6	RES	6,(IY+offset) 7.(IY+offset)
FD70 FD71	LD LD	(IY+offset),8 (IY+offset),C	FDCBofC6	SET	O. (IY+offset)
FD72 FD73	LD LD	(IY+offset),D (IY+offset),E	FDCBofCE	SET	1,(IY+offset)
FD74 FD75 FD77	LC LD LD	(IY+offset),H (IY+offset),L (IY+offset).A	FDC8ofD6 FDC8ofDE	SET SET	2 ,(IY+offset) 3 ,(IY+offset)
FD7E	LD	A,(IY+offset)	FDCBofE6	SET	4, (IY+offort)
FD86 FD8 E	ADD ADC	A,(IY+offset) A,(IY+offset)	FULBOTEL		G (IV+offnut)
FD96	รบย	(IY+offont)	FUCHOFFE	SET	7, (IY+offnot)
FD9E	SBC	A,(IY+offant)	FDE1 FDE3	EX EX	IY (SP).IY
FDA6 FDAE	AND Xor	(IY+offset) (IY+offset)	FDE5 FDE9	PUSH JP	IY (IY)
FD86 FD8E	OR CP	(IY+offset) (IY+offset)	FDF9	LD	8P,IY



Z80-PIO Z80A-PIO Technical Manual



Copyright © 1977 by Zilog. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise,

thout the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

Z80- PIO TECHNICAL MANUAL TABLE OF CONTENTS

1.0	Introd	luction
2.0	Archit	tecture
3.0	Pin De	escription
4.0	Progra	amming the PIO
	4.1	Reset
	4.2	Loading the Interrupt Vector
	4.3	Selecting an Operating Mode
	4.4	Setting the Interrupt Control Word
5.0	Timin	g
	5.1	Output Mode Timing
	5.2	Input Mode Timing
	53	Bidirectional Mode Timing
	5.4	Control Mode
	_	
6.0	Interr	upt Control
7.0	Applic	cations
	7.1	Interrupt Daisy Chain
	7.2	I/O Device Interface
	7.3	Control Interface
8.0	Progra	amming Summary 21
0.0	8 1	Load Interrupt Vector 21
	0.1 Q 7	Set Mode 21
	0.2	Set Interment Control
	0.3	
9.0	Electr	ical Specifications
	9.1	Absolute Maximum Ratings
	9.2	D.C. Characteristics
	9.3	Clock Driver
	9.4	A.C. Characteristics
	9.5	Capacitance
10.0	Timin	g Chart

1.0 INTRODUCTION

The Z-80 Parallel I/O (PIO) Circuit is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-CPU. The CPU can configure the Z80-PIO to interface with a wide range of peripheral devices with no other external logic required. Typical peripheral devices that are fully compatible with the Z80-PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc. The Z80-PIO utilizes N channel silicon gate depletion load technology and is packaged in a 40 pin DIP. Major features of the Z80-PIO include:

- Two independent 8 bit bidirectional peripheral interface ports with 'handshake' data transfer control
- Interrupt driven 'handshake' for fast response
- Any one of four distinct modes of operation may be selected for a port including:
 - Byte output
 - Byte input
 - Byte bidirectional bus (Available on Port A only)
 - Bit control mode
 - All with interrupt controlled handshake
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic
- Eight outputs are capable of driving Darlington transistors
- All inputs and outputs fully TTL compatible
- Single 5 volt supply and single phase clock are required.

One of the unique freatures of the Z80-PIO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under total interrupt control. The interrupt logic of the PIO permits full usage of the efficient interrupt capabilities of the Z80-CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO so that additional circuits are not required. Another unique feature of the PIO is that it can be programmed to interrupt the CPU on the occurrence of specified status conditions in the peripheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the amount of time that the processor must spend in polling peripheral status.

2.0 PIO ARCHITECTURE

A block diagram of the Z80-PIO is shown in figure 2.0-1. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus interface logic allows the PIO to interface directly to the Z80-CPU with no other external logic. However, address decoders and/or line buffers may be required for large systems. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B) are virtually identical and are used to interface directly to peripheral devices.



The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 2.0-2. The registers include: an 8 bit data input register, an 8 bit data output register, a 2 bit mode control register, an 8 bit mask register, an 8 bit input/output select register, and a 2 bit mask control register.



The 2-bit mode control register is loaded by the CPU to select the desired operating mode (byte output, byte input, byte bidirectional bus, or bit control mode). All data transfer between the peripheral device and the CPU is achieved through the data input and data output registers. Data may be written into the output register by the CPU or read back to the CPU from the input register at any time. The handshake lines associated with each port are used to control the data transfer between the PIO and the peripheral device.

The 8-bit mask register and the 8-bit input/output select register are used only in the bit control mode. In this mode any of the 8 peripheral data or control bus pins can be programmed to be an input or an output as specified by the select register. The mask register is used in this mode in conjunction with a special interrupt feature. This feature allows an interrupt to be generated when any or all of the unmasked pins reach a specified state (either high or low). The 2-bit mask control register specifies the active state desired (high or low) and if the interrupt should be generated when all unmasked pins are active (AND condition) or when any unmasked pin is active (OR condition). This feature reduces the requirement for CPU status checking of the peripheral by allowing an interrupt to be automatically generated on specific peripheral status conditions. For example, in a system with 3 alarm conditions, an interrupt may be generated if any one occurs or if all three occur.

The interrupt control logic section handles all CPU interrupt protocol for nested priority interrupt structures. The priority of any device is determined by its physical location in a daisy chain configuration. Two lines are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output or bidirectional modes, an interrupt can be generated whenever a new byte transfer is requested by the peripheral. In the bit control mode an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routine completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.

When an interrupt is accepted by the CPU in mode 2, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector is used to form a pointer to a location in the computer memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant 8 bits of the indirect pointer while the I Register in the CPU provides the most significant 8 bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to a 0 within the PIO since the pointer must point to two adjacent memory locations for a complete 16-bit address.

The PIO decodes the RETI (Return from interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine without any other communication with the CPU.

4

3.0 PIN DESCRIPTION

٠

A diagram of the Z80-PIO pin configuration is shown in figure 3.0-1. This section describes the function of each pin.

-

D ₇ -D ₀	Z80-CPU Data Bus (bidirectional, tristate) This bus is used to transfer all data and commands between the Z80-CPU and the Z80-P1O. D_0 is the least significant bit of the bus.
B/A Sel	Port B or A Select (input, active high) This pin defines which port will be accessed during a data transfer between the Z80-CPU and the Z80-PIO. A low level on this pin selects Port A while a high level selects Port B. Often Address bit A_0 from the CPU will be used for this selection function.
C/D Sel	Control or Data Select (input, active high) This pin defines the type of data transfer to be performed between the CPU and the PIO. A high level on this pin during a CPU write to the PIO causes the Z-80 data bus to be inter- preted as a <i>command</i> for the port selected by the B/A Select line. A low level on this pin means that he Z-80 data bus is being used to transfer data between the CPU and the PIO. Often Address bit A_1 from the CPU will be used for this function.
CE	Chip Enable (input, active low) A low level on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally a decode of four I/O port numbers that encompass port A and B. data and control.
Φ	System Clock (input) The Z80-PIO uses the standard Z-80 system clock to synchronize certain signals internally. This is a single phase clock.
M1	Machine Cycle One Signal from CPU (input, active low) This signal from the CPU is used as a sync pulse to control several internal PIO operations. When $\overline{M1}$ is active and the \overline{RD} signal is active, the Z80-CPU is fetching an instruction from memory. Conversely, when $\overline{M1}$ is active and \overline{IORQ} is active, the CPU is acknowledging an interrupt. In addition, the $\overline{M1}$ signal has two other functions within the Z80-PIO.
	1. M1 synchronizes the PIO interrupt logic.
	2. When $\overline{M1}$ occurs without an active \overline{RD} or \overline{IORQ} signal the PIO logic enters a reset state.
IORQ	Input/Output Request from Z80-CPU (input, active low) The IORQ signal is used in conjunction with the B/A Select, C/D Select, \overline{CE} , and \overline{RD} signals to transfer commands and data between the Z80-CPU and the Z80-PIO. When \overline{CE} , \overline{RD} and IORQ are active, the port addressed by B/A will transfer data to the CPU (a read operation). Conversely, when \overline{CE} and \overline{IORQ} are active but \overline{RD} is not active, then the port addressed by B/A will be written into from the <u>CPU</u> with either data or control information as specified by the C/D Select signal. Also, if \overline{IORQ} and MI are active simultaneously, the CPU is acknowledging an interrupt and the interrupting port will automatically place its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.
RD	Read Cycle Status from the Z80-CPU (input, active low) If \overline{RD} is active a MEMORY READ or I/O READ operation is in progress. The \overline{RD} signal is used with B/A Select, C/D Select, \overline{CE} , and \overline{IORQ} signals to transfer data from the Z80-PIO to the Z80-CPU.

IEI	Interrupt Enable In (input, active high) This signal is used to form a priority interrupt daisy chain when more than one interrupt driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.					
IEO	Interrupt Enable Out (output, active high) The IEO signal is the other signal required to form a daisy chain priority scheme. It is high only if IEI is high and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.					
INT	Interrupt Request (output, open drain, active low) When INT is active the Z80-PIO is requesting an interrupt from the Z80-CPU.					
а ₀ - а ₇	Port A Bus (bidirectional, tristate) This 8 bit bus is used to transfer data and/or status or control information between Port A of the Z80-PIO and a peripheral device. A ₀ is the least significant bit of the Port A data bus.					
A STB	Port A Strobe Pulse from Peripheral Device (input, active low) The meaning of this signal depends on the mode of operation selected for Port A as follows:					
	 Output mode: The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO. 					
	2) Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.					
	3) Bidirectional mode: When this signal is active, data from the Port A output register is gated onto Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.					
	4) Control mode: The strobe is inhibited internally.					
A RDY	Register A Ready (output, active high) The meaning of this signal depends on the mode of operation selected for Port A as follows:					
	 Output mode: This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device. 					
	 Input mode: This signal is active when the Port A input register is empty and is ready to accept data from the peripheral device. 					
	3) Bidirectional mode: This signal is active when data is available in the Port A output register for transfer to the peripheral device. In this mode data is not placed on the Port A data bus unless A STB is active.					
	4) Control mode: This signal is disabled and forced to a low state.					
B ₀ - B ₇	Port B Bus (bidirectional, tristate) This 8 bit bus is used to transfer data and/or status or control information between Port B of the PIO and a peripheral device. The Port B data bus is capable of supplying 1.5ma @ 1.5V to drive Darlington transistors. B ₀ is the least significant bit of the bus.					
B STB	Port B Strobe Pulse from Peripheral Device (input, active low) The meaning of this signal is similar to that of A STB with the following exception: In the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.					
B RDY	Register B Ready (output, active high) The meaning of this signal is similar to that of A Ready with the following exception: In the Port A bidirectional mode this signal is high when the Port A input register is empty and ready to accept data from the peripheral device.					

•



FIGURE 3.0-1 PIO PIN CONFIGURATION

4.0 PROGRAMMING THE PIO

4.1 RESET

The Z80-PIO automatically enters a reset state when power is applied. The reset state performs the following functions:

- 1) Both port mask registers are reset.
- 2) Port data bus lines are set to a high impedance state and the Ready "handshake" signals are inactive (low).
- 3) The vector address registers are not reset.
- 4) Both port interrupt enable flip flops are reset.
- 5) Both port output registers are reset.

In addition to the automatic power on reset, the PIO can be reset by applying an $\overline{M1}$ signal without the presence of a RD or IORQ signal. If no RD or IORQ is detected during $\overline{M1}$ the PIO will enter the reset state immediately after the $\overline{M1}$ signal goes inactive. The purpose of this reset is to allow a single external gate to generate a reset without a power down sequence. This approach was required due to the 40 pin packaging limitation.

Once the PIO has entered the internal reset state it is held there until the PIO receives a control word from the CPU.

4.2 LOADING THE INTERRUPT VECTOR

The PIO has been designed to operate with the Z80-CPU using the mode 2 interrupt response. This mode requires that an interrupt vector be supplied by the interrupting device. This vector is used by the CPU to form the address for the interrupt service routine of that port. This vector is placed on the Z-80 data bus during an interrupt acknowledge cycle by the highest priority device requesting service at that time. (Refer to the Z80-CPU Technical Manual for details on how an interrupt is serviced by the CPU). The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format:



signifies this control word is an interrupt vector

D0 is used in this case as a flag bit which when low causes V7 thru V1 to be loaded into the vector register. At interrupt acknowledge time, the vector of the interrupting port will appear on the Z-80 data bus exactly as shown in the format above.

4.3 SELECTING AN OPERATING MODE

Port A of the PIO may be operated in any of four distinct modes: Mode 0 (output mode). Mode 1 (input mode). Mode 2 (bidirectional mode), and Mode 3 (control mode). Note that the mode numbers have been selected for mnemonic significance; i.e. 0=Out, 1=In, 2=Bidirectional. Port B can operate in any of these modes except Mode 2.

The mode of operation must be established by writing a control word to the PIO in the following format:



Bits D7 and D6 from the binary code for the desired mode according to the following table:

D7	<u>D6</u>	Mode
0	0	0 (output)
0	1	1 (input)
1	0	2 (bidirectional)
1	1	3 (control)

Bits D5 and D4 are ignored. Bits D3-D0 must be set to 1111 to indicate "Set Mode".

Selecting Mode 0 enables any data written to the port output register by the CPU to be enabled onto the port data bus. The contents of the output register may be changed at any time by the CPU simply by writing a new data word to the port. Also the current contents of the output register may be read back to the Z80-CPU at any time through the execution of an input instruction.

With Mode 0 active, a data write from the CPU causes the Ready handshake line of that port to go high to notify the peripheral that data is available. This signal remains high until a strobe is received from the peripheral. The rising edge of the strobe generates an interrupt (if it has been enabled) and causes the Ready line to go inactive. This very simple handshake is similar to that used in many peripheral devices.

Selecting Mode 1 puts the port into the input mode. To start handshake operation, the CPU merely performs an input read operation from the port. This activates the Ready line to the peripheral to signify that data should be loaded into the empty input register. The peripheral device then strobes data into the port input register using the strobe line. Again, the rising edge of the strobe causes an interrupt request (if it has been enabled) and deactivates the Ready signal.

Mode 2 is a bidirectional data transfer mode which uses all four handshake lines. Therefore only Port A may be used for Mode 2 operation. Mode 2 operation uses the Port A handshake signals for output control and the Port B handshake signals for input control. Thus, both A RDY and B RDY may be active simultaneously. The only operational difference between Mode 0 and the output portion of Mode 2 is that data from the Port A output register is allowed on to the port data bus only when A STB is active in order to achieve a bidirectional capability.

Mode 3 operation is intended for status and control applications and does not utilize the handshake signals. When Mode 3 is selected, the next control word sent to that port defines which of the port data bus lines are to be inputs and which are outputs. The format of the control word is shown below:

D7	D٥	D5	D4	D3	D2	D1	D0
1/0 ₇	I/O ₆	1/0 ₅	1/0 ₄	I/O3	I/O ₂	I/O ₁	I/O ₀

If any bit is set to a one, then the corresponding data bus line will be used as an input. Conversely, if the bit is reset, the line will be used as an output.

During Mode 3 operation the strobe signal is ignored and the Ready line is held low. Data may be written to a port or read from a port by the Z80-CPU at any time during Mode 3 operation. When reading a port, the data returned to the CPU will be composed of input data from port data bus lines assigned as inputs plus port output register data from those lines assigned as outputs.

4.4 SETTING THE INTERRUPT CONTROL WORD

The interrupt control word for each port has the following format:

D7	D6	D5	D4	D3	D2	D1	D0
Enable Interrupt	AND/ OR	High/ Low	Masks follows	0	1	1	1
			~				

used in Mode 3 only signifies interrupt control word

If bit D7=1 the interrupt enable flip flop of the port is set and the port may generate an interrupt. If bit D7=0 the enable flag is reset and interrupts may not be generated. If an interrupt is pending when the enable flag is set, it will then be enabled onto the CPU interrupt request line. Bits D6, D5, and D4 are used only with Mode 3 operation. They are disregarded for all other modes. These three bits are used to allow for interrupt operation in Mode 3 when any group of the I/O lines go to certain defined states. Bit D6 (AND/OR) defines the logical operation to be performed in port monitoring. If bit D6=1 an AND function is specified and if D6=0, an OR function is specified. For example, if the AND function is specified, all bits must go to a specified state before an interrupt will be generated while the OR function will generate an interrupt if any specified bit goes to the active state.

Bit D5 defines the active polarity of the port data bus line to be monitored. If bit D5=1 the port data lines are monitored for a high state while if D5=0 they will be monitored for a low state.

If bit D4=1 the next control word sent to the port will be interpreted as a mask as follows:

D7	D6	D5	D4	D3	D2	DI	D0
MB ₇	MB ₆	MB ₅	MB4	MB3	MB ₂	MB ₁	мв _о

Only those port lines whose mask bit is zero will be monitored for generating an interrupt.

5.0 TIMING

5.1 OUTPUT MODE (MODE 0)

Figure 5.0-1 illustrates the timing associated with Mode 0 operation. An output cycle is always started by the execution of an output instruction by the CPU. A WR* pulse is generated by the PIO during a CPU I/O write operation and is used to latch the data from the CPU data bus into the addressed port's (A or B) output register. The rising edge of the WR* pulse then raises the Ready flag after the next falling edge of Φ to indicate that data is available for the peripheral device. In most systems the rising edge of the Ready signal can be used as a latching signal in the peripheral device if desired. The Ready signal will remain active until: (1) a positive edge is received from the strobe line indicating that the peripheral has taken the data, or (2)if already active, Ready will be forced low $1\frac{1}{2}\Phi$ cycles after the leading edge of \overline{IORQ} if the port's output register is written into. Ready will return high on the first falling edge of Φ after the trailing edge of \overline{IORQ} . This guarantees that Ready is low when port data is changing. The Ready signal will not go inactive until a falling edge occurs on the clock (Φ) line. The purpose of delaying the negative transition of the Ready signal until after a negative clock transition is that it allows for a very simple generation scheme for the strobe pulse. By merely connecting the Ready line to the Strobe line, a strobe with a duration of one clock period will be generated with no other logic required. The positive edge of the strobe pulse automatically generates an INT request if the interrupt enable flip flop has been set and this device is the highest priority device requesting an interrupt.

If the PIO is not in a reset state, the output register may be loaded before mode 0 is selected. This allows the port output lines to become active in a user defined state.



5.2 INPUT MODE (MODE 1)

Figure 5.0-2 illustrates the timing of an input cycle. The peripheral initiates this cycle using the strobe line after the CPU has performed a data read. A low level on this line loads data into the port input register and the rising edge of the strobe line activates the interrupt request line (\overline{INT}) if the interrupt enable is set and this is the highest priority requesting device. The next falling edge of the clock line (Φ) will then reset the Ready line to an inactive state signifying that the input register is full and further loading must be inhibited until the CPU reads the data. The CPU will in the course of its interrupt service routine, read the data from the interrupting port. When this occurs, the positive edge from the CPU RD signal will raise the Ready line with the next low going transition of Φ , indicating that new data can be loaded into the PIO. If already active, Ready will be forced low one and one-half Φ periods following the leading edge of \overline{IORQ} during a read of a PIO port. If the user strobes data into the PIO only when Ready is high, the forced state of Ready will prevent input register data from changing while the CPU is reading the PIO. Ready will go high again after the trailing edge of the \overline{IORQ} as previously described.



5.3 BIDIRECTIONAL MODE (MODE 2)

This mode is merely a combination of Mode 0 and Mode 1 using all four handshake lines. Since it requires all four lines, it is available only on Port A. When this mode is used on Port A, Port B must be set to the Bit Control Mode. The same interrupt vector will be returned for a Mode 3 interrupt on Port B and an input transfer interrupt during Mode 2 operation of Port A. Ambiguity is avoided if Port B is operated in a polled mode and the Port B mask register is set to inhibit all bits.

Figure 5.0-3 illustrates the timing for this mode. It is almost identical to that previously described for Mode 0 and Mode 1 with the Port A handshake lines used for output control and the Port B lines used for input control. The difference between the two modes is that, in Mode 2, data is allowed out onto the bus only when the A strobe is low. The rising edge of this strobe can be used to latch the data into the peripheral since the data will remain stable until after this edge. The input portion of Mode 2 operates identically to Mode 1. Note that both Port A and Port B must have their interrupts enabled to achieve an interrupt driven bidirectional transfer.





The peripheral must not gate data onto a port data bus while $\overline{A \text{ STB}}$ is active. Bus contention is avoided if the peripheral uses $\overline{B \text{ STB}}$ to gate input data onto the bus. The PIO uses the $\overline{B \text{ STB}}$ low level to latch this data. The PIO has been designed with a zero hold time requirement for the data when latching in this mode so that this simple gating structure can be used by the peripheral. That is, the data can be disabled from the bus immediately after the strobe rising edge.

5.4 CONTROL MODE (MODE 3)

The control mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into output registers with the same timing as Mode 0. A RDY will be forced low whenever Port A is operated in Mode 3. B RDY will be held low whenever Port B is operated in Mode 3 unless Port A is in Mode 2. In the latter case, the state of B RDY will not be affected.

When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of \overline{RD} . See Figure 5.0-4.



FIGURE 5.0-4

An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfies the logical equation defined by the 8-bit mask and 2-bit mask control registers. Another interrupt will not be generated until a change occurs in the status of the logical equation. A Mode 3 interrupt will be generated only if the result of a Mode 3 logical operation changes from false to true. For example, assume that the Mode 3 logical equation is an "OR" function. An unmasked port data line becomes active and an interrupt is requested. If a second unmasked port data line becomes active concurrently with the first, a new interrupt will not be requested since a change in the result of the Mode 3 logical operation has not occurred.

If the result of a logical operation becomes true immediately prior to or during $\overline{M1}$, an interrupt will be requested after the trailing edge of $\overline{M1}$.

6.0 INTERRUPT SERVICING

Some time after an interrupt is requested by the PIO, the CPU will send out an interrupt acknowledge ($\overline{M1}$ and \overline{IORQ}). During this time the interrupt logic of the PIO will determine the highest priority port which is requesting an interrupt. (This is simply the device with its Interrupt Enable Input high and its Interrupt Enable Output low). To insure that the daisy chain enable lines stabilize, devices are inhibited from changing their interrupt request status when $\overline{M1}$ is active. The highest priority device places the contents of its interrupt vector register onto the Z80 data bus during interrupt acknowledge.

Figure 6.0-1 illustrates the timing associated with interrupt requests. During $\overline{M1}$ time, no new interrupt requests can be generated. This gives time for the Int Enable signals to ripple through up to four PIO circuits. The PIO with IEI high and IEO low during INTA will place the 8-bit interrupt vector of the appropriate port on the data bus at this time.



FIGURE 6.0-1 INTERRUPT ACKNOWLEDGE TIMING

If an interrupt requested by the PIO is acknowledged, the requesting port is 'under service'. IEO of this port will remain low until a return from interrupt instruction (RETI) is executed while IEI of the port is high. If an interrupt request is not acknowledged, IEO will be forced high for one $\overline{M1}$ cycle after the PIO decodes the opcode 'ED'. This action guarantees that the two byte RETI instruction is decoded by the proper PIO port. See Figure 6.0-2.

Figure 6.0-3 illustrates a typical nested interrupt sequence that could occur with four ports connected in the daisy chain. In this sequence Port 2A requests and is granted an interrupt. While this port is being serviced, a higher priority port (1B) requests and is granted an interrupt. The service routine for the higher priority port is completed and a RETI instruction is executed to indicate to the port that its routine is complete. At this time the service routine of the lower priority port is completed.



FIGURE 6.0-3 DAISY CHAIN INTERRUPT SERVICING

7.0 APPLICATIONS

7.1 EXTENDING THE INTERRUPT DAISY CHAIN

Without any external logic, a maximum of four Z80-PIO devices may be daisy chained into a priority interrupt structure. This limitation is required so that the interrupt enable status (IEO) ripples through the entire chain between the beginning of $\overline{M1}$, and the beginning of \overline{IORQ} during an interrupt acknowledge cycle. Since the interrupt enable status cannot change during $\overline{M1}$, the vector address returned to the CPU is assured to be from the highest priority device which requested an interrupt.

If more than four PIO devices must be accommodated, a "look-ahead" structure may be used as shown in figure 7.0-1. With this technique more than thirty PIO's may be chained together using standard TTL logic.



FIGURE 7.0-1 A METHOD OF EXTENDING THE INTERRUPT PRIORITY DAISY CHAIN

7.2 I/O DEVICE INTERFACE

In this example, the Z80-PIO is connected to an I/O terminal device which communicates over an 8 bit parallel bidirectional data bus as illustrated in figure 7.0-2. Mode 2 operation (bidirectional) is selected by sending the following control word to Port A:



Mode Control



FIGURE 7.0-2

EXAMPLE I/O INTERFACE

Next, the proper interrupt vector is loaded (refer to CPU Manual for details on the operation of the interrupt).

V 7	V6	V5	V 4	V3	V2	V 1	0	
------------	----	----	------------	----	----	------------	---	--

Interrupts are then enabled by the rising edge of the first $\overline{M1}$ after the interrupt mode word is set unless that $\overline{M1}$ defines an interrupt acknowledge cycle. If a mask follows the interrupt mode word, interrupts are enabled by the rising edge of the first $\overline{M1}$ following the setting of the mask.

Data can now be transferred between the peripheral and the CPU. The timing for this transfer is as described in Section 5.0.

7.3 CONTROL INTERFACE

A typical control mode application is illustrated in figure 7.0-3. Suppose an industrial process is to be monitored. The occurrence of any abnormal operating condition is to be reported to a Z80-CPU based control system. The process control and status word has the following format:

D7	D6	D5	D4	D3	D2	DI	D0
Special Test	Turn On Power	Power Failure Alarm	Halt Process- ing	Temp. Alarm	Turn Heaters On	Pressur- ize System	Pressure Alarm



FIGURE 7.0-3 CONTROL MODE APPLICATION

The PIO may be used as follows. First Port A is set for Mode 3 operation by writing the following control word to Port A.

D7	D6	D5	D4	D3	D2	DI	D0
1	1	х	x	1	1	1	1

Whenever Mode 3 is selected, the next control word sent to the port must be an I/O select word. In this example we wish to select port data lines A5, A3 and A0 as inputs and so the following control word is written:

D7	D6	D5	D4	D3	D2	DI	DO
0	0	1	0	1	0	0	1

Next the desired interrupt vector must be loaded (refer to the CPU manual for details);

D7	D6	D5	D4	D3	D2	Dl	D0
V 7	V6	V5	V4	V3	V2	V1	0

19

An interrupt control word is next sent to the port:

D7	D6	D5	D4	D3	D2	Dl	D0
1	0	1	1	0	1	1	1
Enable Interrupts	OR Logic	Active High	Mask Follows		interrup	t control	/

The mask word following the interrupt mode word is:

D7	D6	D5	D4	D3	D2	DI	D0
1	1	0	1	0	1	1	0

Selects A5, A3 and A0 to be monitored

Now, if a sensor puts a high level on line A5, A3, or A0, an interrupt request will be generated. The mask word may select any combination of inputs or outputs to cause an interrupt. For example, if the mask word above had been:

D7	D6	D5	D4	D3	D2	DI	D0
0	1	0	1	0	1	1	0

then an interrupt request would also occur if bit A7 (Special Test) of the output register was set.

Assume that the following port assignments are to be used:

 $E0_{H}^{=}$ Port A Data $E1_{H}^{=}$ Port B Data $E2_{H}^{=}$ Port A Control $E3_{H}^{=}$ Port B Control

All port numbers are in hexadecimal notation. This particular assignment of port numbers is convenient since A_0 of the address bus can be used as the Port B/A Select and A_1 of the address bus can be used as the Control/Data Select. The Chip Enable would be the decode of CPU address bits A_7 thru A_2 (1110 00). Note that if only a few peripheral devices are being used, a Chip Enable decode may not be required since a higher order address bit could be used directly.

8.0 PROGRAMMING SUMMARY

8.1 LOAD INTERRUPT VECTOR

8.2

	V 7	V6	V5	V4	V3	V 2	VI	0		
SET MODE										
	M1	MO	х	x	1	1	1	1		
•				м ₁	M ₀	Mode				
				0 0		Output				
				0	1		Input			
				1	0	Bidirectional				
				1	1 1			Bit Control		

When selecting Mode 3, the next word must set the I/O Register:

I/O ₇ I/	/0 ₆ I/0 ₅	I/0 ₄	I/O ₃	I/0 ₂	I/O ₁	I/O ₀
---------------------	----------------------------------	------------------	------------------	------------------	------------------	------------------

I/O = 1 Sets bit to Input I/O = 0 Sets bit to Output

8.3 SET INTERRUPT CONTROL



Used in Mode 3 only

If the "mask follows" bit is high, the next control word written to the port must be the mask:



MB = 0, Monitor bit

MB = 1, Mask bit from being monitored

Also, the interrupt enable flip flop of a port may be set or reset without modifying the rest of the interrupt control word by using the following command:

Int Enable X X	x 0	0	1	1
-------------------	-----	---	---	---
Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation

Specified operating range. -65° C to +150° C -0.3 V to +7 V

6 W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: All AC and DC characteristics remain the same for the military grade parts except $I_{\rm CC}$

I_{cc} = 130 mA

D.C. Characteristics TA = 0° C to $\overline{0^{\circ}}$ C. Vcc = 5 V ± 5% unless otherwise specified

Z80-PIO and Z80A-PIO

Symbol	Parameter	Min.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	.45	V	
V _{IHC}	Clock Input High Voltage	Vcc6	Vec+ 3	V	
V _{IL}	Input Low Voltage	-0.3	0.8	v	
v _{iH}	Input High Voltage	2.0	Vee	V	
VOL	Output Low Voltage		0.4	V	IOL = 2.0 mA
^v он	Output High Voltage	2.4		V	l _{OH} = -250 μA
^I cc	Power Supply Current		70	mA	
۱ _{LI}	Input Leakage Current		10	μA	$V_{\rm IN} = 0$ to Vec
ILOH	Tri-State Output Leakage Current in Float		10	μA	$V_{OUT} = 2.4$ to Vec
LOL	Tri-State Output Leakage Current in Float		-10	μA	V _{OUT} = 0.4 V
LD	Data Bus Leakage Current in Input Mode		±10	μA	$0 \leq V_{iN} \leq V_{cc}$
^I OHD	Darlington Drive Current	-1.5	3.8	mA	V _{OH} = 1.5 V
					$R_{EXT} = 390 \Omega$
			l		Port B Only



TA = 0° C to 70° C, Vcc = +5 V \pm 5%, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
ψ	^t c [°] ^t W (ΦΗ) ^t W (ΦL) t _r , t _f	Clock Period Clock Puise Width, Clock High Clock Puise Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec	
	۲H	Any Hold Time for Specified Set-Up Time	O		nsec	
CS, CE ETC.	¹S4 (CS)	Contro! Signal Set-Up Time to Rising Edge of 中 During Read or Write Cycle	280		nsec	
D ₀ .D ₇	^t DR (D) ¹ S4 (D) ^t DI (D) ¹ F (D)	Data Output Delay from Falling Edge of RD Data Set-Up Time to Rising Edge of ΦDuring Write or M1 Cycle Data Output Delay from Falling Edge of IORO During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)	50	430 340 160	nsec nsec nsec nsec	[2] CL = 50 pF [3]
IEI	¹ S (IEI)	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	140		nsec	
IEO	^t DH (IO) ^t DL (IO) ^t DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		210 190 300	nsec nsec nsec	(5) (5) CL = 50 pF (5)
IORQ	^t SΦ (IR)	$\overline{\text{IORO}}$ Set-Up Time to Rising Edge of Φ During Read or Write Cycle	250		nsec	
MI	¹ SФ (М1)	$\overline{\text{M1}}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle. See Note B.	210		nsec	
RD	^t SΦ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	240		nsec	
Ао-А ₇ , Во-В ₇	¹ S (PD) ¹ DS (PD) ¹ F (PD) ¹ DI (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)	260	230 200 200	nsec nsec nsec nsec	[5] C ∟ = 50 pF [5]
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
INT	¹ D (IT) ¹ D (IT3)	INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		490 420	nsec nsec	
ARDY, BRDY	^t DH (RY) ^t DL (RY)	Ready Response Time from Rising Edge of TORO Ready Response Time from Rising Edge of STROBE		^t c ⁺ 460 ^t c ⁺ 400	nsec nsec	(5) CL = 50 pF [5]

Ο ^VCC ≩ R₁ = 2.1 KΩ

CR2

CR3

CR4

NOTES:

- A. 2.5 $t_c > (N-2) t_{DL} (IO) + t_{DM} (IO) + t_{S} (IEI) + TTL Buffer Delay, if any$
- B. $\overline{\text{M1}}$ must be active for a minimum of 2 clock periods to reset the PIO.

Output load circuit.



[1] $t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$

[2] Increase $t_{\mbox{DR}}$ (D) by 10 nsec for each 50 pF increase in loading up to 200 pF max.

•

[3] Increase tpl (D) by 10 nsec for each 50 pF increase in loading up to 200 pFmax.

[4] For Mode 2: tw (ST)>tS (PD)

[5] Increase these values by 2 nsec for each 10 pF increase in loading up to 100 pF max.

$\begin{array}{c} \text{CR}_1 \cdot \text{CR}_4 \text{ IN914 OR EQUIVALENT} \\ \text{C}_L = 50 \text{ pF ON } \text{D}_0 \cdot \text{D}_7 \\ = 50 \text{ pF ON ALL OTHERS} \end{array}$

Capacitance

$TA = 25^{\circ} C, f = 1 MHz$

Symbol	Parameter	Max.	Unit	Test Condition
Сф	Clock Capacitance	10	pF	Unmeasured Pins
CIN	Input Capacitance	5	pF	Returned to Ground
COUT	Output Capacitance	10	pF	

A.C. Timing Diagram



25

TA = 0° C to 70° C, Vcc = +5 V ± 5%, unless otherwise noted

,

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
¢	^t c ^t W (ФН) ^t W (ФL) ^t r, t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	nsec nsec nsec nsec	
	^t h	Any Hold Time for Specified Set-Up Time	0		nsec	
CS, ĈĒ ETC.	tS∳ (CS)	Control Signal Set-Up Time to Rising Edge of Φ During Read or Write Cycle	145		nsec	
D ₀ .D ₇	^t DR (D) ^t S4 (D) ^t DI (D) ¹ F (D)	Data Output Delay From Falling Edge of RD Data Set-Up Time to Rising Edge of Φ During Write or M1 Cycle Data Output Delay from Falling Edge of TORO During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)	50	380 250 110	risec nsec nsec nsec	[2] C _L = 50 pF [3]
IEI	^t S (IEI)	IEI Set-Up Time to Falling adge of IORQ During INTA Cycle	140		nsec	
IEO	^t DH (IO) ^t DL (IO) ^t DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		160 130 190	nsec nsec nsec	5] 5] CL = 50pF 5]
IORO	¹S∳ (IR)	$\overline{\text{IORQ}}$ Set-Up Time to Rising Edge of Φ During Read or Write Cycle.	115		nsec	
MI	^t SФ (M1)	M1 Set-Up Time to Rising Edge of Φ During INTA or M1 Cycle See Note B	90		nsec	
RD	¹SΦ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	115		nsec	
А ₀ -А ₇ , В ₀ -В ₇	¹ S (PD) ¹ DS (PD) ¹ F (PD) ¹ DI (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Ourput Delay from Falling Edge of STROBE (Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of TORQ During WR Cycle (Mode 0)	230	.210 180 180	nsec nsec nsec nsec	(5) C _L = 50 pF (5)
ASTB, BSTB	^t w (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
ĪNT	¹ D (IT) ¹ D (IT3)	INT Delay time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		440 380	nsec nsec	
ARDY, BRDY	¹ DH (RY) ¹ DL (RY)	Ready Response Time from Rising Edge of IORO Ready Response Time from Rising Edge of STROBE		¹ c+ 410 ¹ c+ 360	nsec nsec	(5) CL = 50 pF (5)

NOTES:

A. 2.5 $t_c > (N-2) t_{DL} (10) + t_{DM} (10) + t_{S} (1EI) + TTL Buffer Delay, if any$

B. M1 must be active for a minimum of 2 clock periods to reset the PIO.

- [1] $t_c = t_W (\phi_H) + t_W (\phi_L) + t_r + t_f$
- [2] Increase $t_{\mbox{DR}}$ (D) by 10 nsec for each 50 pF increase in loading up to 200 pF max.
- [3] Increase tot (D) by 10 nsec for each 50 pF increase in loading up to 200 pF max.

[4] For Mode 2: tw (ST)>tS (PD)

[5] Increase these values by 2 nsec for each 10 pF increase in loading up to 100 pF max.

Z80-CTC Z80A-CTC Technical Manual



Copyright © 1977 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written premission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

TM: Z80 is a trademark of Zilog, Inc.

TABLE OF CONTENTS

1.0	Introduction
2.0	CTC Architecture 2 2.1 Overview 2 2.2 Structure of Channel Logic 3 2.2.1 The Channel Control 3 2.2.2 The Prescaler 4 2.2.3 The Time Constant Register 4 2.2.4 The Down Counter 4
3.0	CTC Pin Description
4.0	CTC Operating Modes94.1CTC Counter Mode94.2CTC Timer Mode10
5.0	CTC Programming
6.0	CTC Timing 16 6.1 CTC Write Cycle 16 6.2 CTC Read Cycle 17 6.3 CTC Counting and Timing 18
7.0	CTC Interrupt Servicing197.1Interrupt Acknowledge Cycle197.2Return from Interrupt Cycle207.3Daisy Chain Interrupt Servicing21
8.0	Absolute Maximum Ratings228.1D.C. Characteristics228.2Capacitance228.3A.C. Characteristics238.4A.C. Timing Diagram248.5A.C. Characteristics258.6Package Configuration and Package Outline26

1.0 INTRODUCTION

The Z80-Counter Timer Circuit (CTC) is a progammable component with four independent channels that provide counting and timing functions for microcomputer systems based on the Z80-CPU. The CPU can configure the CTC channels to operate under various modes and conditions as required to interface with a wide range of devices. In most applications, little or no external logic is required. The Z80-CTC utilizes N-channel silicon gate depletion load technology and is packaged in a 28-pin DIP. The Z80-CTC requires only a single 5 volt supply and a one-phase 5 volt clock. Major features of the Z80-CTC include:

- All inputs and outputs fully TTL compatible.
- Each channel may be selected to operate in either Counter Mode or Timer Mode.
- Used in either mode, a CPU-readable Down Counter indicates number of counts-to-go until zero.
- A Time Constant Register can automatically reload the Down Counter at Count Zero in Counter and Timer Mode.
- Selectable positive or negative trigger initiates time operation in Timer Mode. The same input is monitored for event counts in Counter Mode.
- Three channels have Zero Count/Timeout outputs capable of driving Darlington transistors.
- Interrupts may be programmed to occur on the zero count condition in any channel.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.

2.0 CTC ARCHITECTURE

2.1 OVERVIEW

A block diagram of the Z80-CTC is shown in figure 2.0-1. The internal structure of the Z80-CTC consists of a Z80-CPU bus interface, Internal Control Logic, four sets of Counter/Timer Channel Logic, and Interrupt Control Logic. The four independent counter/timer channels are identified by sequential numbers from 0 to 3. The CTC has the capability of generating a unique interrupt vector for each separate channel (for automatic vectoring to an interrupt service routine). The 4 channels can be connected into four contiguous slots in the standard Z80 priority chain with channel number 0 having the highest priority. The CPU bus interface logic allows the CTC device to interface directly to the CPU with no other external logic. However, port address decoders and/or line buffers may be required for large systems.



2.2 STRUCTURE OF CHANNEL LOGIC

The structure of one of the four sets of Counter/Timer Channel Logic is shown in figure 2.0-2. This logic is composed of 2 registers, 2 counters and control logic. The registers are an 8-bit Time Constant Register and an 8-bit Channel Control Register. The counters are an 8-bit CPU-readable Down Counter and an 8-bit Prescaler.



2.2.1 THE CHANNEL CONTROL REGISTER AND LOGIC

The Channel Control Register (8-bit) and Logic is written to by the CPU to select the modes and parameters of the channel. Within the entire CTC device there are four such registers, corresponding to the four Counter/Timer Channels. Which of the four is being written to depends on the encoding of two channel select input pins: CSO and CS1 (usually attached to AO and A1 of the CPU address bus). This is illustrated in the truth table below:

	CS1	CS0
Ch 0	0	0
Ch 1	0	l
Ch 2	1	0
Ch 3	l	1

2.2.1 CONTINUED

In the control word written to program each Channel Control Register, bit 0 is always set, and the other 7 bits are programmed to select alternatives on the channel's operating modes and parameters, as shown in the diagram below. (For a more complete discussion see section 4.0: "CTC Operating Modes" and section 5.0: "CTC Programming.")



2.2.2 THE PRESCALER

Used in the Timer Mode only, the Prescaler is an 8-bit device which can be programmed by the CPU via the Channel Control Register to divide its input, the System Clock (Φ), by 16 or 256. The output of the Prescaler is then fed as an input to clock the Down Counter, which initially, and every time it clocks down to zero, is reloaded automatically with the contents of the Time Constant Register. In effect this again divides the System Clock by an additional factor of the time constant. Every time the Down Counter counts down to zero, its output, Zero Count/Timeout (ZC/TO), is pulsed high.

2.2.3 THE TIME CONSTANT REGISTER

The Time Constant Register is an 8-bit register, used in both Counter Mode and Timer Mode, programmed by the CPU just after the Channel Control Word with an integer time constant value of 1 through 256. This register loads the programmed value into the Down Counter when the CTC is first initialized and reloads the same value into the Down Counter automatically whenever it counts down thereafter to zero. If a new time constant is loaded into the Time Constant Register while a channel is counting or timing, the present down count will be completed before the new time constant is loaded into the Down Counter. (For details of how a time constant is written to a CTC channel, see section 5.0: "CTC Programming.")

2.2.4 THE DOWN COUNTER

The Down Counter is an 8-bit register, used in both Counter Mode and Timer Mode, loaded initially, and later when it counts down to zero, by the Time Constant Register. The Down Counter is decremented by each external clock edge in the Counter Mode, or in the Timer Mode, by the clock output of the Prescaler. At any time, by performing a simple I/O Read at the port address assigned to the selected CTC channel, the CPU can access the contents of this register and obtain the number of counts-to-zero. Any CTC channel may be programmed to generate an interrupt request sequence each time the zero count is reached.

In channels 0, 1, and 2, when the zero count condition is reached, a signal pulse appears at the corresponding ZC/TO pin. Due to package pin limitations, however, channel 3 does not have this pin and so may be used only in applications where this output pulse is not required.

4

2.3 INTERRUPT CONTROL LOGIC

The Interrupt Control Logic insures that the CTC acts in accordance with Z80 system interrupt protocol for nested priority interrupting and return from interrupt. The priority of any system device is determined by its physical location in a daisy chain configuration. Two signal lines (IEI and IEO) are provided in CTC devices to form this system daisy chain. The device closest to the CPU has the highest priority; within the CTC, interrupt priority is predetermined by channel number, with channel 0 having highest priority down to channel 3 which has the lowest priority. The purpose of a CTC-generated interrupt, as with any other peripheral device, is to force the CPU to execute an interrupt service routine. According to Z80 system interrupt protocol, lower priority devices or channels may not interrupt higher priority devices or channels that have already interrupted and have not had their interrupt service routines completed. However, high priority devices or channels may interrupt the servicing of lower priority devices or channels.

A CTC channel may be programmed to request an interrupt every time its Down Counter reaches a count of zero. (To utilize this feature requires that the CPU be programmed for interrupt mode 2.) Some time after the interrupt request, the CPU will send out an interrupt acknowledge, and the CTC's Interrupt Control Logic will determine the highest-priority channel which is requesting an interrupt within the CTC device. Then if the CTC's IEI input is active, indicating that it has priority within the system daisy chain, it will place an 8-bit Interrupt Vector on the system data bus. The high-order 5 bits of this vector will have been written to the CTC earlier as part of the CTC initial programming process: the next two bits will be provided by the CTC's Interrupt Control Logic as a binary code corresponding to the highest-priority channel requesting an interrupt; finally the low-order bit of the vector will always be zero according to a convention described below.

INTERRUPT VECTOR									
D7	D6	D5	D4	D3	D ₂	D1	Do		
∨7	V6	V5	∨4	V3	х	х	0		
					0 0 1 1	0 CH. 1 CH. 0 CH. 1 CH.	ANNEL 0 ANNEL 1 ANNEL 2 ANNEL 3	-	

This interrupt vector is used to form a pointer to a location in memory where the address of the interrupt service routine is stored in a table. The vector represents the least significant 8 bits, while the CPU reads the contents of the I register to provide the most significant 8-bits of the 16-bit pointer. The address in memory pointed to will contain the low-order byte, and the next highest address will contain the high-order byte of an address which in turn contains the first opcode of the interrupt service routine. Thus in mode 2, a single 8-bit vector stored in an interrupting CTC can result in an indirect call to any memory location.



There is a Z80 system convention that all addresses in the interrupt service routine table should have their low-order byte in an even location in memory, and their high-order byte in the next highest location in memory, which will always be odd so that the least significant bit of any interrupt vector will always be even. Hence the least significant bit of any interrupt vector will always be zero.

The RETI instruction is used at the end of any interrupt service routine to initialize the daisy chain enable line IEO for proper control of nested priority interrupt handing. The CTC monitors the system data bus and decodes this instruction when it occurs. Thus the CTC channel control logic will know when the CPU has completed servicing an interrupt, without any further communication with the CPU being necessary.

3.0 CTC PIN DESCRIPTION

A diagram of the Z80-CTC pin configuration is shown in figure 3.0-1. This section describes the function of each pin.

D7 – D0

Z80-CPU Data Bus (bi-directional, tri-state)

This bus is used to transfer all data and command words between the Z80-CPU and the Z80-CTC. There are 8 bits on this bus, of which D0 is the least significant.

CS1 - CS0

Channel Select (input, active high)

These pins form a 2-bit binary address code for selecting one of the four independent CTC channels for an I/O Write or Read. (See truth table below.)

	CS1	CS0
Ch 0	0	0
Ch 1	0	1
Ch 2	1	. 0
Ch 3	1	1

\overline{CE}

Chip Enable (input, active low)

A low level on this pin enables the CTC to accept control words, Interrupt Vectors, or time constant data words from the Z80 Data Bus during an I/O Write cycle, or to transmit the contents of the Down Counter to the CPU during an I/O Read cycle. In most applications this signal is decoded from the 8 least significant bits of the address bus for any of the four I/O port addresses that are mapped to the four Counter/Timer Channels.

Clock (Φ)

System Clock (input)

This single-phase clock is used by the CTC to synchronize certain signals internally.

<u>M1</u>

Machine Cycle One Signal from CPU (input, active low)

When $\overline{M1}$ is active and the \overline{RD} signal is active, the CPU is fetching an instruction from memory. When $\overline{M1}$ is active and the \overline{IORQ} signal is active, the CPU is acknowledging an interrupt, alerting the CTC to place an Interrupt Vector on the Z80 Data Bus if it has daisy chain priority and one of its channels has requested an interrupt

IORQ

Input/Output Request from CPU (input, active low)

The \overline{IORQ} signal is used in conjunction with the \overline{CE} and \overline{RD} signals to transfer data and Channel Control Words between the Z80-CPU and the CTC. During a CTC Write Cycle, \overline{IORQ} and \overline{CE} must be true and \overline{RD} false. The CTC does not receive a specific write signal, instead generating its own internally from the inverse of a valid \overline{RD} signal. In a CTC Read Cycle, \overline{IORQ} , \overline{CE} and \overline{RD} must be active to place the contents of the Down Counter on the Z80 Data Bus. If \overline{IORQ} and $\overline{M1}$ are both true, the CPU is acknowledging an interrupt request, and the highest-priority interrupting channel will place its Interrupt Vector on the Z80 Data Bus.

6

3.0 CTC PIN DESCRIPTION (CONT'D)

RD

Read Cycle Status from the CPU (input, active low)

The \overline{RD} signal is used in conjunction with the \overline{IORQ} and \overline{CE} signals to transfer data and Channel Control Words between the Z80-CPU and the CTC. During a CTC Write Cycle, \overline{IORQ} and \overline{CE} must be true and \overline{RD} false. The CTC does not receive a specific write signal, instead generating its own internally from the inverse of a valid \overline{RD} signal. In a CTC Read Cycle, \overline{IORQ} , \overline{CE} and \overline{RD} must be active to place the contents of the Down Counter on the Z80 Data Bus.

IEI

Interrupt Enable In (input, active high)

This signal is used to help form a system-wide interrupt daisy chain which establishes priorities when more than one peripheral device in the system has interrupting capability. A high level on this pin indicates that no other interrupting devices of higher priority in the daisy chain are being serviced by the Z80-CPU.

ΙEΟ

Interrupt Enable Out (output, active high)

The IEO signal, in conjunction with IEI, is used to form a system-wide interrupt priority daisy chain. IEO is high only if IEI is high and the CPU is not servicing an interrupt from any CTC channel. Thus this signal blocks lower priority devices from interrupting while a higher priority interrupting device is being serviced by the CPU.

INT

Interrupt Request (output, open drain, active low)

This signal goes true when any CTC channel which has been programmed to enable interrupts has a zerocount condition in its Down Counter.

RESET

Reset (input, active low)

This signal stops all channels from counting and resets channel interrupt enable bits in all control registers, thereby disabling CTC-generated interrupts. The ZC/TO and \overline{INT} outputs go to their inactive states, IEO reflects IEI, and the CTC's data bus output drivers go to the high impedance state.

CLK/TRG3-CLK/TRG0

External Clock/Timer Trigger (input, user-selectable active high or low)

There are four CLK/TRG pins, corresponding to the four independent CTC channels. In the Counter Mode, every active edge on this pin decrements the Down Counter. In the Timer Mode, an active edge on this pin initiates the timing function. The user may select the active edge to be either rising or falling.

ZC/TO2 - AC/TO0

Zero Count/Timeout (output, active high)

There are three ZC/TO pins, corresponding to CTC channels 2 through 0. (Due to package pin limitations channel 3 has no ZC/TO pin.) In either Counter Mode or Timer Mode, when the Down Counter decrements to zero an active high going pulse appears at this pin.



FIGURE 3.0-1 CTC PIN CONFIGURATION

4.0 CTC OPERATING MODES

At power-on, the Z80-CTC state is undefined. Asserting RESET puts the CTC in a known state. Before any channel can begin counting or timing, a Channel Control Word and a time constant data word must be written to the appropriate registers of that channel. Further, if any channel has been programmed to enable interrupts, an Interrupt Vector word must be written to the CTC's Interrupt Control Logic. (For further details, refer to section 5.0: "CTC Programming.") When the CPU has written all of these words to the CTC all active channels will be programmed for immediate operation in either the Counter Mode or the Timer Mode.

4.1 CTC COUNTER MODE

In this mode the CTC counts edges of the CLK/TRG input. The Counter Mode is programmed for a channel when its Channel Control Word is written with bit 6 set. The Channel's External Clock (CLK/TRG) input is monitored for a series of triggering edges; after each, in synchronization with the next rising edge of Φ (the System Clock), the Down Counter (which was initialized with the time constant data word at the start of any sequence of down-counting) is decremented. Although there is no set-up time requirement between the triggering edge of the External Clock and the rising edge of Φ , (Clock), the Down Counter will not be decremented until the following Φ pulse. (See the parameter ts(CK) in section 8.3: "A.C. Characteristics.") A channels's External Clock input is pre-programmed by bit 4 of the Channel Control Word to trigger the decrementing sequence with either a high or a low going edge.

In any of Channels 0, 1, or 2, when the Down Counter is successively decremented from the original time constant until finally it reaches zero, the Zero Count (ZC/TO) output pin for that channel will be pulsed active (high). (However, due to package pin limitations, channel 3 does not have this pin and so may only be used in applications where this output pulse is not required.) Further, if the channel has been so pre-programmed by bit 7 of the Channel Control Word, an interrupt request sequence will be generated. (For more details, see section 7.0: "CTC Interrupt Servicing.")

As the above sequence is proceeding, the zero count condition also results in the automatic reload of the Down Counter with the original time constant data word in the Time Constant Register. There is no interruption in the sequence of continued down-counting. If the Time Constant Register is written to with a new time constant data word while the Down Counter is decrementing, the present count will be completed before the new time constant will be loaded into the Down Counter.



4.2 CTC TIMER MODE

In this mode the CTC generates timing intervals that are an integer value of the system cleiod. The Timer Mode is programmed for a channel when its Channel Control Word is written with bit 6 the channel then may be used to measure intervals of time based on the System Clock period. The Systeck is fed through two successive counters, the Prescaler and the Down Counter. Depending on the pre-primed bit 5 in the Channel Control Word, the Prescaler divides the System Clock by a factor of either 16 orthe output of the Prescaler is then used as a clock to decrement the Down Counter, which may be pre-immed with any time constant integer between 1 and 256. As in the Counter Mode, the time constant imatically reloaded into the Down Counter at each zero-count condition, and counting continues. Also at ount, the channel's Time Out (ZC/TO) output (which is the output of the Down Counter) is pulsed, resuli a uniform pulse train of precise period given by the product.

t_c * P * TC

where t_c is the System Clock period, P is the Prescaler factor of 16 or 256 and TC is the pre-progred time constant.

Bit 3 of the Channel Control Word is pre-programmed to select whether timing will be autqcally initiated, or whether it will be initiated with a triggering edge at the channel's Timer Trigger (CLkG) input. If bit 3 is reset the timer automatically begins operation at the start of the CPU cycle following tlO Write machine cycle that loads the time constant data word to the channel. If bit 3 is set the timer begiperation on the second succeeding rising edge of Φ after the Timer Trigger edge following the loading of thme constant data word. If no time constant data word is to follow then the timer begins operation on second succeeding rising edge of Φ after the Timer Trigger edge following the control word write cycle. B of the Channel Control Word is pre-programmed to select whether the Timer Trigger will be sensitive to zing or falling edge. Although there is no set-up requirement between the active edge of the Timer Trigger def of Φ . If the Timer Trigger edge occurs closer than a specified minimum set-up time to trising edge of Φ , the Down Counter will not begin decrementing until the following rising edge of Φ . (See the rameter ts(TR) in section 8.3: "A.C. Characteristics".)

If bit 7 in the Channel Control Word is set, the zero-count condition in the Down Counter, bades causing a pulse at the channel's Time Out pin, will be used to initiate an interrupt request sequence. For more details, see section 7.0: "CTC Interrupt Servicing.".)



5.0 CTC PROGRAMMING

Before a Z80-CTC channel can begin counting or timing operations, a Channel Control Word and a Time Constant data word must be written to it by the CPU. These words will be stored in the Channel Control Register and the Time Constant Register of that channel. In addition, if any of the four channels have been programmed with bit 7 of their Channel Control Words to enable interrupts, an Interrupt Vector must be written to the appropriate register in the CTC. Due to automatic features in the Interrupt Control Logic, one pre-programmed Interrupt Vector suffices for all four channels.

5.1 LOADING THE CHANNEL CONTROL REGISTER

To load a Channel Control Word, the CPU performs a normal I/O Write sequence to the port address corresponding to the desired CTC channel. Two CTC input pins, namely CSO and CS1, are used to form a 2-bit binary address to select one of four channels within the device. (For a truth table, see section 2.2.1: "The Channel Control Register and Logic".) In many system architectures, these two input pins are connected to Address Bus lines A0 and A1, respectively, so that the four channels in a CTC device will occupy contiguous I/O port addresses. A word written to a CTC channel will be interpreted as a Channel Control Word, and loaded into the Channel Control Register, its bit 0 is a logic 1. The other seven bits of this word select operating modes and conditions as indicated in the diagram below. Following the diagram the meaning of each bit will be discussed in detail.



5.1 LOADING THE CHANNEL CONTROL REGISTER (CONT'D)



Bit 7=1

The channel is enabled to generate an interrupt request sequence every time the Down Counter reaches a zero-count condition. To set this bit to 1 in any of the four Channel Control Registers necessitates that an Interrupt Vector also be written to the CTC before operation begins. Channel interrupts may be programmed in either Counter Mode or Timer Mode. If an updated Channel Control Word is written to a channel already in operation, with bit 7 set, the interrupt enable selection will not be retroactive to a preceding zero-count condition.

Bit 7 = 0

Channel interrupts disabled.

Bit 6 = 1

Counter Mode selected. The Down Counter is decremented by each triggering edge of the External Clock (CLK/TRG) input. The Prescaler is not used.

Bit 6 = 0

Timer Mode selected. The Prescaler is clocked by the System Clock Φ , and the output of the Prescaler in turn clocks the Down Counter. The output of the Down Counter (the channel's ZC/TO output) is a uniform pulse train of period given by the product

t_c * P * TC

where t_c is the period of System Clock Φ , P is the Prescaler factor of 16 or 256, and TC is the time constant data word.

Bit 5 = 1

(Defined for Timer Mode only.) Prescaler factor is 256.

Bit 5 = 0

(Defined for Timer Mode only.) Prescaler factor is 16.

5.1 LOADING THE CHANNEL CONTROL REGISTER (CONT'D)



Bit 4 = 1

TIMER MODE – positive edge trigger starts timer operation.

COUNTER MODE – positive edge decrements the down counter.

Bit 4 = 0

TIMER MODE – negative edge trigger starts timer operation. COUNTER MODE – negative edge decrements the down counter.

Bit 3 = 1

Timer Mode Only – External trigger is valid for starting timer operation after rising edge of T_2 of the machine cycle following the one that loads the time constant. The Prescaler is decremented 2 clock cycles later if the setup time is met, otherwise 3 clock cycles.

Bit 3 = 0

Timer Mode Only – Timer begins operation on the rising edge of T_2 of the machine cycle following the one that loads the time constant.

Bit 2 = 1

The time constant data word for the Time Constant Register will be the next word written to this channel. If an updated Channel Control Word and time constant data word are written to a channel while it is already in operation, the Down Counter will continue decrementing to zero before the new time constant is loaded into it.

Bit 2 = 0

No time constant data word for the Time Constant Register should be expected to follow. To program bit 2 to this state implies that this Channel Control Word is intended to update the status of a channel already in operation, since a channel will not operate without a correctly programmed data word in the Time Constant Register, and a set bit 2 in this Channel Control Word provides the only way of writing to the Time Constant Register.

Bit 1 = 1

Reset channel. Channel stops counting or timing. This is not a stored condition. Upon writing into this bit a reset pulse discontinues current channel operation, however, none of the bits in the channel control register are changed. If both bit 2 = 1 and bit 1 = 1 the channel will resume operation upon loading a time constant.

Bit 1 = 0

Channel continues current operation.

5.2 LOADING THE TIME CONSTANT REGISTER

A channel may not begin operation in either Timer Mode or Counter Mode unless a time constant data word is written into the Time Constant Register by the CPU. This data word will be expected on the next I/O Write to this channel following the I/O Write of the Channel Control Word, provided that bit 2 of the Channel Control Word is set. The time constant data word may be any integer value in the range 1-256. If all eight bits in this word are zero, it is interpreted as 256. If a time constant data word is loaded to a channel already in operation, the Down Counter will continue decrementing to zero before the new time constant is loaded from the Time Constant Register to the Down Counter.





5.3 LOADING THE INTERRUPT VECTOR REGISTER

The Z80-CTC has been designed to operate with the Z80-CPU programmed for mode 2 interrupt response. Under the requirements of this mode, when a CTC channel requests an interrupt and is acknowledged, a 16-bit pointer must be formed to obtain a corresponding interrupt service routine starting address from a table in memory. The upper 8 bits of this pointer are provided by the CPU's I register, and the lower 8 bits of the pointer are provided by the CTC in the form of an Interrupt Vector unique to the particular channel that requested the interrupt. (For further details, see section 7.0: "CTC Interrupt Servicing".)



The high order 5 bits of this Interrupt Vector must be written to the CTC in advance as part of the initial programming sequence. To do so, the CPU must write to the I/O port address corresponding to the CTC channel 0, just as it would if a Channel Control Word were being written to that channel, except that bit 0 of the word being written must contain a 0. (As explained above in section 5.1, if bit 0 of a word written to a channel were set to 1, the word would be interpreted as a Channel Control Word, so a 0 in bit 0 signals the CTC to load the incoming word into the Interrupt Vector Register.) Bits 1 and 2, however, are not used when loading this vector. At the time when the interrupting channel must place the Interrupt Vector on the Z80 Data Bus, the Interrupt Control Logic of the CTC automatically supplies a binary code in bits 1 and 2 identifying which of the four CTC channels is to be serviced.



6.0 CTC TIMING

This section illustrates the timing relationships of the relevant CTC pins for the following types of operation: writing a word to the CTC, reading a word from the CTC, counting, and timing. Elsewhere in this manual may be found timing diagrams relating to interrupt servicing (section 7.0) and an A.C. Timing Diagram which quantitatively specifies the timing relationships (section 8.4).

6.1 CTC WRITE CYCLE

Figure 6.0-1 illustrates the timing associated with the CTC Write Cycle. This sequence is applicable to loading either a Channel Control Word, an Interrupt Vector, or a time constant data word.

In the sequence shown, during clock cycle T_1 , the Z80-CPU prepares for the Write Cycle with a false (high) signal at CTC input pin \overline{RD} (Read). Since the CTC has no separate Write signal input, it generates its own internally from the false \overline{RD} input. Later, during clock cycle T_2 , the Z80-CPU initiates the Write Cycle with true (low) signals at CTC input pins \overline{IORQ} (I/O Request) and \overline{CE} (Chip Enable). (Note: $\overline{M1}$ must be false to distinguish the cycle from an interrupt acknowledge.) Also at this time a 2-bit binary code appears at CTC inputs CS1 and CS0 (Channel Select 1 and 0), specifying which of the four CTC channels is being written to, and the word being written appears on the Z80 Data Bus. Now everything is ready for the word to be latched into the appropriate CTC internal register in synchronization with the rising edge beginning clock cycle T_3 . No additional wait states are allowed.



6.2 CTC READ CYCLE

Figure 6.0-2 illustrates the timing associated with the CTC Read Cycle. This sequence is used any time the CPU reads the current contents of the Down Counter. During clock cycle T_2 , the Z80-CPU initiates the Read Cycle with true signals at input pins RD (Read), IORQ (I/O Request), and CE (Chip Enable). Also at this time a 2-bit binary code appears at CTC inputs CS1 and CS0 (Channel Select 1 and 0), specifying which of the four CTC channels is being read from. (Note: M1 must be false to distinguish the cycle from an interrupt acknowledge.) On the rising edge of the cycle T_3 the valid contents of the Down Counter as of the rising edge of cycle T_2 will be available on the Z80 Data Bus. No additional wait states are allowed.



17

6.3 CTC COUNTING AND TIMING

Figure 6.0-3 illustrates the timing diagram for the CTC Counting and Timing Modes.

In the Counter Mode, the edge (rising edge is active in this example) from the external hardware connected to pin CLK/TRG decrements the Down Counter in synchronization with the System Clock Φ . As specified in the A.C. Characteristics (Section 9.1) this CLK/TRG pulse must have a minimum width and the minimum period must not be less than twice the system clock period. Although there is no set-up time requirement between the active edge of the CLK/TRG and the rising edge of Φ if the CLK/TRG edge occurs closer than a specified minimum time, the decrement of the Down Counter will be delayed one cycle of Φ . Immediately after the decrement of the Down Counter, 1 to 0, the ZC/TO output is pulsed true.

In the Timer Mode, a pulse trigger (user-selectable as either active high or active low) at the CLK/TRG pin enables timing function on the second succeeding rising edge of Φ . As in the Counter Mode, the triggering pulse is detected asynchronously and must have a minimum width. The timing function is initiated in syncronization with Φ , and a minimum set-up time is required between the active edge of the CLK/TRG and the next rising edge of Φ . If the CLK/TRG edge occurs closer than this, the initiation of the timer function will be delayed one cycle of Φ .



7.0 CTC INTERRUPT SERVICING

Each CTC channel may be individually programmed to request an interrupt every time its Down Counter reaches a count of zero. The purpose of a CTC-generated interrupt, as for any other peripheral device, is to force the CPU to execute an interrupt service routine. To utilize this feature the Z80-CPU must be programmed for mode 2 interrupt response. Under the requirements of this mode, when a CTC channel requests an interrupt and is acknowledged, a 16-bit pointer must be formed to obtain a corresponding interrupt service routine starting address from a table in memory. The lower 8 bits of the pointer are provided by the CTC in the form of an Interrupt Vector unique to the particular channel that requested the interrupt. (For further details, refer to chapter 8.0 of the Z80-CPU Technical Manual.)

The CTC's Interrupt Control Logic insures that it acts in accordance with Z80 system interrupt protocol for nested priority interrupt and proper return from interrupt. The priority of any system device is determined by its physical location in a daisy chain configuration. Two signal lines (IEI and IEO) are provided in the CTC and all Z80 peripheral devices to form the system daisy chain. The device closest to the CPU has the highest priority; within the CTC, interrupt priority is predetermined by channel number, with channel 0 having highest priority. According to Z80 system interrupt protocol, low priority devices or channels may not interrupt higher priority devices or channels that have already interrupted and not had their interrupt service routines completed. However, high priority devices or channels may interrupt the servicing of lower priority devices or channels. (For further details, see section 2.3: "Interrupt Control Logic".)

Sections 7.1 and 7.2 below describe the nominal timing relationships of the relevant CTC pins for the Interrupt Acknowledge Cycle and the Return from Interrupt Cycle. Section 7.3 below discusses a typical example of daisy chain interrupt servicing.

7.1 INTERRUPT ACKNOWLEDGE CYCLE

Figure 7.0-1 illustrates the timing associated with the Interrupt Acknowledge Cycle. Some time after an interrupt is requested by the CTC, the CPU will send out an interrupt acknowledge ($\overline{M1}$ and \overline{IORQ}). To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when $\overline{M1}$ is active. $\overline{M1}$ is active about two clock cycles earlier than \overline{IORQ} , and \overline{RD} is false to distinguish the cycle from an instruction fetch. During this time the interrupt logic of the CTC will determine the highest priority channel requesting an interrupt. If the CTC Interrupt Enable Input (IEI) is active, then the highest priority interrupting channel within the CTC places its Interrupt Vector onto the Data Bus when \overline{IORQ} goes active. Two wait states (T_W*) are automatically inserted at this time to allow the daisy chain to stabilize. Additional wait states may be added.



7.2 RETURN FROM INTERRUPT CYCLE

Figure 7.0-2 illustrates the timing associated with the RETI Instruction. This instruction is used at the end of an interrupt service routine to initialize the daisy chain enable lines for proper control of nested priority interrupt handling. The CTC decodes the two-byte RETI code internally and determines whether it is intended for a channel being serviced.

When several Z80 peripheral chips are in the daisy chain IEI will become active on the chip currently under service when an EDH opcode is decoded. If the following opcode is 4DH, the peripheral being serviced will be re-initialized and its IEO will become active. Additional wait states are allowed.



7.3 DAISY CHAIN INTERRUPT SERVICING

Figure 7.0-3 illustrates a typical nested interrupt sequence which may occur in the CTC. In this example, channel 2 interrupts and is granted service. While this channel is being serviced, higher priority channel 1 interrupts and is granted service. The service routine for the higher priority channel is completed, and a RETI instruction (see section 7.2 for further details) is executed to signal the channel that its routine is complete. At this time, the service routine of the lower priority channel 2 is resumed and completed.



21

8.0 ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	0°C to 70°C	*Comment
Storage Temperature	-65° C to + 150° C	Stresses above those listed
Voltage On Any Pin With		Rating" may cause perma
Respect To Ground	-0.3 V to +7 V	This is a stress rating only
Power Dissipation	0.8 W	the device at these or any

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8.1 D.C. CHARACTERISTICS

TA = 0°C to 70°C, Vcc = 5V \pm 5% unless otherwise specified

Z	8	D	-(2	Т	C	
_	-	-			•	-	

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	V	
∨інс	Clock Input High Voltage [1]	0 CCV	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
∨ _{IH}	Input High Voltage	2.0	Vcc	v	
VOL	Output Low Voltage		0.4	V	I _{OL} = 2 mA
∨он	Output High Voltage	2.4		V	I _{OH} = -250 µA
ICC	Power Supply Current		120	mA	T _C = 400 nsec
LI	Input Leakage Current		10	μA	$V_{IN} = 0$ to V_{CC}
LOH	Tri-State Output Leakage Current in Float		10	μA	VOUT = 2.4 to VCC
LOL	Tri-State Output Leakage Current in Float		-10	μA	VOUT = 0.4V
юнр	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V
					R _{EXT} = 390Ω

Z80A-CTC

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	v	
∨інс	Clock Input High Voltage [1]	6 _{CC} 6	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
VIН	Input High Voltage	2.0	Vcc	V	
VOL	Output Low Voltage		0.4	V	10L = 2 mA
∨он	Output High Voltage	2.4		V	I _{OH} = -250 µA
Icc	Power Supply Current		120	mA	T _C = 250 nsec
ILI	Input Leakage Current		10	μA	V_{IN} = 0 to V_{CC}
LOH	Tri-State Output Leakage Current in Float		10	μA	V _{OUT} = 2.4 to V _{CC}
LOL	Tri-State Output Leakage Current in Float		-10	μA	V _{OUT} = 0.4V
оно	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V
					R _{EXT} = 390Ω

8.2 CAPACITANCE

 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
Сф	Clock Capacitance	20	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
COUT	Output Capacitance	10	pF	

.

$T \rightarrow 0$	° C to 70°	' C, Vcc =	•5 V ± 5%, un	less otherwise noted
-------------------	-------------------	------------	---------------	----------------------

Signal	Symbol	Parameter	Min	Max	Unit	Comments
φ	^t C t _W (Фн) t _W (ФL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	ns ns ns ns	
	۲н	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc.	τ _{SΦ} (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	160		ns	
		Data Output Delay from Rising Edge of RD During Read Cycle Data Setup Time to Rising Edge of th During Write or M1	60	480	ns	:21
D ₀ -D ₇	t _{D1} (D)	Cycle Data Output Delay from Falling Edge of IORQ During INTA Cycle		340	ns	21
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)		230	ns	
1F'	ts(IEI)	IE! Setup Time to Falling Edge of IORQ During INTA Cycle	200		ns	
IEO	t _{DH} (IO) t _{DL} (IO) t _{DM} (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		220 190 300	ns ns ns	[3] [3] [3]
IORO	t _{SΦ} (IR)	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	250		ns	
<u>M1</u>	τ _{SΦ} (M1)	$\overline{M1}$ Setup Time to Rising Edge of Φ During INTA or M1 Cycle	210		ns	
RD	t _{SΦ} (RD)	\overline{RD} Setup Time to Rising Edge of Φ During Read or M1 Cycle	240		ns	
INT	^t DCK (IT) t _{DФ} (IT)	$\overline{\text{INT}}$ Delay Time from Rising Edge of CLK/TRG $\overline{\text{INT}}$ Delay Time from Rising Edge of Φ		$2t_{C}(\Phi) + 200$ $t_{C}(\Phi) + 200$		Counter Mode Timer Mode
CLK/TRG0-3	t _C (CK) t _r , t _f t _S (CK) t _S (TR) t _W (CTH)	Clock Period Clock and Trigger Rise and Fall Times Clock Setup Time to Rising Edge of Φ for Immediate Count Trigger Setup Time to Rising Edge of Φ for Enabling of Prescaler on Following Rising Edge of Φ Clock and Trigger High Pulse Width	2t _C (ψ) 210 210 200	50		Counter Mode Counter Mode Timer Mode Counter and Timer Modes
	tW(CTL)	Clock and Trigger Low Pulse Width	200			Counter and Timer Modes
ZC/TOo o	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ , ZC/TO High		190		Counter and Timer Modes
	tDL(ZC)	ZC/TO Delay Time from Falling Edge of Φ , ZC/TO Low		190		Counter and Timer Modes

Notes: [1] $t_{C} = t_{W}(\Phi H) + t_{W}(\Phi L) + t_{r} + t_{f}$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.

[3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT



8.4 A.C. TIMING DIAGRAM



.

Signal	Symbol	Parameter	Min	Max	Unit	Comments
	tC 21	Clock Period	250	[1]	ns	
ф	t _W (ФН)	Clock Pulse Width, Clock High	105	2000	ns	
Ŧ	t _W (ΦL)	Clock Pulse Width, Clock Low	105	2000	ns	
	t _r , t _f	Clock Rise and Fall Times		30	ns	
	tн	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc	t _{SΦ} (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	60		ns	
	t _{DR} (D)	Data Output Delay from Falling Edge of \overline{RD} During Read Cycle		380	ns	[2]
D0-D7	t _{S⊕} (D)	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	50		ns	
	t _{DI} (D)	Data Output Delay from Falling Edge of IORG During INTA Cycle		160	ns	[2]
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)	_	110	ns	
IEI	ts ^(IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		ns	
	t _{DH} (10)	IEO Delay Time from Rising Edge of IEI		160	ns	[3]
150	tDL(10)	IEO Delay Time from Falling Edge of IEI		130	ns	[3]
	t _{DM} (IO)	IEO Delay from Falling Edge of $\overline{\text{M1}}$ (Interrupt Occurring just Prior to $\overline{\text{M1}}$)		190	ns	[3]
IORQ	tS⊕(IR)	$\overline{\text{IORQ}}$ Setup Time to Rising Edge of Φ During Read or Write Cycle	115		ns	
M1	t _{SΦ} (M1)	$\overline{M1}$ Setup Time to Rising Edge of Φ During INTA or M1 Cycle	90		ns	
RD	t _{SΦ} (RD)	RD Setup Time to Rising Edge of Φ During Read or M1 Cycle	115		ns	
INT		INT Delay Time from Rising Edge of CLK/TRG		$2t_{C}(\Phi) + 140$		Counter Mode
	τρφ(11)	IN I Delay Time from Rising Edge of P		$t_{C}(\Phi) + 140$		Limer Mode
	t _C (CK)	Clock Period	$2t_{C}(\Phi)$			Counter Mode
	t _r , t _f	Clock and Trigger Rise and Fall Times		30		
	ts(CK)	Clock Setup Time to Rising Edge of Φ for Immediate Count	130			Counter Mode
CI KITRGA	(TR)	Trigger Setup Time to Rising Edge of Φ for enabling of Presenter on Setterning Rising Edge of Φ	130			Timer Mode
CENTROD_3	tw(CTH)	Clock and Trigger High Pulse Width	120			Counter and
\smile						Timer Modes
	tw(CTL)	Clock and Trigger Low Pulse Width	120			Counter and Timer Modes
	1-1/70)			100		On the Woole's
		20/10 Delay time from Hising Edge of Φ , 20/10 High		120		Counter and Timer Moder
ZC/T00-2	tou (ZC)	ZC/TO Delay Time from Bising Edge of the ZC/TO Low		120		Counter and
				. 20		Timer Modes

 $T_{c} = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Notes: [1] $t_{C} = t_{W}(\Phi H) + t_{W}(\Phi L) + t_{r} + t_{f}$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.

[3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum.

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT





Ordering Information

- $\mathsf{C}-\mathsf{Ceramic}$
- P Plastic
- S Standard 5V \pm 5%, 0° to 70°C
- E Extended $5V\pm5\%$, -40° to $85^{\circ}C$
- M Military 5V \pm 10%, -55° to 125°C

Example:

Z80-CTC CS (Ceramic-Standard Range) Z80A-CTC PS (Plastic-Standard Range, 4 MHz)

ZILOG Z80 MICROCOMPUTER SYSTEM COMPONENT FAMILY

- Z80, Z80A-CPU
- Z80, Z80A-PIO
- Z80, Z80A-CTC
- Z80, Z80A-DMA
- Z80, Z80A-SIO
- Z6104
- Z6116

- CENTRAL PROCESSOR UNIT
- PARALLEL I/O
- COUNTER/TIMER CIRCUIT
- DIRECT MEMORY ACCESS
- -SIO SERIAL I/O
 - 4K x 1 STATIC RAM
 - 16K x 1 DYNAMIC RAM

3-0036-00

10460 Bubb Road Cupertino, California 95014 Telephone (408) 446-4666 TWX 910-338-7621 ĩ

)





Z-80°SIO TECHNICAL MANUAL



Z80-SIO Technical Manual

Contents

General Information 1
Pin Description
Architecture
The Data Path 5
Functional Description 7
Asynchronous Operation
Asynchronous Transmit
Asynchronous Receive
Synchronous Operation
Synchronous Transmit14
Synchronous Receive
SDLC (HDLC) Operation
SDLC Transmit
SDLC Receive
Z80-SIO Programming
Write Registers
Read Registers
Applications
Timing

Copyright 1978 by Zilog Inc. All rights reserved.
General Information

The Z80-SIO (Serial Input/Output) is a dual-channel multi-function peripheral component designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller, but—within that role—it is configurable by systems software so its "personality" can be optimized for a given serial data communications application.

The Z80-SIO is capable of handling asynchronous and synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications (cassette or floppy disk interfaces, for example).

The Z80-SIO can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose 1/0.

STRUCTURE

- N-channel silicon-gate depletion-load technology
- 40-pin DIP
- Single 5 V power supply
- Single-phase 5 V clock
- All inputs and outputs TTL compatible

FEATURES

- Two independent full-duplex channels
- Data rates in synchronous or isosynchronous modes:

- 0-550K bits/second with 2.5 MHz system clock rate
- 0-880K bits/second with 4.0 MHz system clock rate
- Receiver data registers quadruply buffered; transmitter doubly buffered.
- Asynchronous features:
 - 5, 6, 7 or 8 bits/character
 - 1, 1¹/₂ or 2 stop bits
 - Even, odd or no parity
 - $\times 1$, $\times 16$, $\times 32$ and $\times 64$ clock modes
 - Break generation and detection
 - Parity, overrun and framing error detection



- Binary synchronous features:
 - Internal or external character synchronization
 - One or two sync characters in separate registers
 - Automatic sync character insertion
 - CRC generation and checking
- HDLC and IBM SDLC features:
 - Abort sequence generation and detection
 - Automatic zero insertion and deletion
 - Automatic flag insertion between messages
 - Address field recognition
 - I-field residue handling
 - Valid receive messages protected from overrun
 - CRC generation and checking
- Separate modem control inputs and outputs for both channels
- CRC-16 or CRC-CCITT block check
- Daisy-chain priority interrupt logic provides automatic interrupt vectoring without external logic
- Modem status can be monitored

Pin Description

 D_0-D_7 . System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z80-SIO. D_0 is the least significant bit.

 B/\overline{A} . Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed

during a data transfer between the CPU and the Z80-SIO. Address bit A_0 from the CPU is often used for the selection function.

C/D. Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the Z80-SIO. A High at this input during a CPU write to the Z80-SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/\overline{A} . A Low at C/D means that the information on the data bus is data. Address bit A₁ is often used for this function.

CE. Chip Enable (input, active Low). A Low level at this input enables the Z80-SIO to accept command or data inputs from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

•. System Clock (input). The Z80-SIO uses the standard Z80A System Clock to synchronize internal signals. This is a single-phase clock.

M1. Machine Cycle One (input from Z80-CPU, active Low). When $\overline{M1}$ is active and \overline{RD} is also active, the Z80-CPU is fetching an instruction from memory; when $\overline{M1}$ is active while IORQ is active, the Z80-SIO accepts $\overline{M1}$ and IORQ as an interrupt acknowledge if the Z80-SIO is the highest priority device that has interrupted the Z80-CPU.

IORQ. Input/Output Request (input from CPU, active Low). IORQ is used in conjunction with B/\overline{A} , C/\overline{D} , \overline{CE} and \overline{RD} to transfer commands and data between the CPU and the Z80-SIO. When \overline{CE} , \overline{RD} and \overline{IORQ} are all active,



Figure 1. Z80-SIO/0 Pin Configuration

the channel selected by B/\overline{A} transfers data to the CPU (a rr 1 operation). When \overline{CE} and \overline{IORQ} are active, but \overline{RD} is in-ctive, the channel selected by B/\overline{A} is written to by the CPU with either data or control information as specified by C/\overline{D} . As mentioned previously, if \overline{IORQ} and \overline{MI} are active simultaneously, the CPU is acknowledging an interrupt and the Z80-SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

RD. Read Cycle Status. (input from CPU, active Low). If \overline{RD} is active, a memory or 1/0 read operation is in progress. \overline{RD} is used with $\overline{B/A}$, \overline{CE} and \overline{IORQ} to transfer data from the Z80-SIO to the CPU.

RESET. Reset (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be rewritten after the Z80-SIO is reset and before data is transmitted or received.

Il Interrupt Enable In (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IÈI is High and the CPU is not servicing an interrupt from this Z80-SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active

Low). When the Z80-SIO is requesting an interrupt, it pulls INT Low.

 $\overline{W/RDYA}$, $\overline{W/RDYB}$. Wait/Ready A, Wait/Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the Z80-SIO data rate. The reset state is open drain.

CTSA, **CTSB**. Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime inputs. The Z80-SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger inputs do not guarantee a specified noise-level margin.

DCDA, **DCDB**. Data Carrier Detect (inputs, active Low). These signals are similar to the CTS inputs, except they can be used as receiver enables.

RxDA, RxDB. Receive Data (inputs, active High).

TxDA, TxDB. Transmit Data (outputs, active High).

RxCA, **RxCB**.* *Receiver Clocks* (inputs). See the following section on bonding options. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. Receive data is sampled on the rising edge of \overline{RxC} .

*See footnote on next page.



 \smile

Figure 2. Z80-SIO/1 Pin Configuration

TxCA. TxCB.* *Transmitter Clocks* (inputs). See section on bonding options. In asynchronous modes, the Transmitter clocks may be 1, 16, 32 or 64 times the data rate. The multiplier for the transmitter and the receiver must be the same. Both the \overline{TxC} and \overline{RxC} inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise margin is specified). TxD changes on the falling edge of \overline{TxC} .

RTSA, **RTSB**. Request To Send (outputs, active Low). When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

DTRA, **DTRB**. Data Terminal Ready (outputs, active Low). See note on bonding options. These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

SYNC A, **SYNC B**. Synchronization (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in RR0. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, $\overline{\text{SYNC}}$ must be driven Low on the second rising edge of $\overline{\text{RxC}}$ after that rising edge of $\overline{\text{RxC}}$ on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the $\overline{\text{SYNC}}$ input. Once $\overline{\text{SYNC}}$ is forced Low, it is wise

to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of \overline{RxC} that immediately precedes the falling edge of \overline{SYNC} in the External Sync mode.

In the Internal Synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ($\overline{R\times C}$) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

BONDING OPTIONS

The constraints of a 40-pin package make it impossible to bring out the Receive Clock, Transmit Clock, Data Terminal Ready and Sync signals for both channels. Therefore, Channel B must sacrifice a signal or have two signals bonded together. Since user requirements vary, three bondings options are offered:

- Z80-SIO/0 has all four signals, but TxCB and RxCB are bonded together (Fig. 1).
- Z80-SIO/1 sacrifices DTRB and keeps TxCB, RxCB and SYNCB (Fig. 2).
- Z80-SIO/2 sacrifices SYNCB and keeps TxCB, RxCB and DTRB (Fig. 3).



Figure 3. Z80-SIO/2 Pin Configuration

^{*}These clocks may be directly driven by the Z80-CTC (Counter Timer Circuit) for fully programmable baud rate generation.

Architecture

The device internal structure includes a Z80-CPU interface, internal control and interrupt logic, and two fullduplex channels. Associated with each channel are read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated in the text as follows:

WR0-WR7 — Write Registers 0 through 7 RR0-RR2 — Read Registers 0 through 2

 \sim

The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 illustrates the functions assigned to each read or write register.

WR0	Register pointers, CRC initialize, initialization com- mands for the various modes, etc.					
WR1	Transmit/Receive interrupt and data transfer mode definition.					
WR2	Interrupt vector (Channel B only)					
WR3	Receive parameters and controls					
WR4	Transmit/Receive miscellaneous parameters and modes					
WR5	Transmit parameters and controls					
WR6	Sync character or SDLC address field					
7	Sync character or SDLC flag					

(a) Write Register Functions

RR0	Transmit/Receive buffer status, interrupt status and external status
RR1	Special Receive Condition status
RR2	Modified interrupt vector (Channel B only)

(b) Read Register Functions

Table 1. Functional Assignments of Read and Write Registers

The logic for both channels provides formats, sync)nization and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS) and Data Carrier Detect (DCD) are monitored by the discrete control logic under program control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/ Status interrupts are prioritized in that order within each channel.

Data Path

The transmit and receive data path for each channel is shown in Figure 4. The receiver has three 8-bir buffer registers in a FIFO arrangement (to provide a 3-byte delay) in addition to the 8-bit receive shift register. This arrangement creates additional time for the CPU to service an interrupt at the beginning of a block of highspeed data. The receive error FIFO stores parity and framing errors and other types of status information for each of the three bytes in the receive data FIFO.

Incoming data is routed through one of several paths depending on the mode and character length. In the Asynchronous mode, serial data is entered in the 3-bit buffer if it has a character length of seven or eight bits, or is entered in the 8-bit receive shift register if it has a length of five or six bits.

In the Synchronous mode, however, the data path is determined by the phase of the receive process currently in operation. A Synchronous Receive operation begins with the receiver in the Hunt phase, during which the receiver searches the incoming data stream for a bit pattern that matches the preprogrammed sync characters (or flags in the SDLC mode). If the device is programmed for Monosync Hunt, a match is made with a single sync character stored in WR7. In Bisync Hunt, a match is made with dual sync characters stored in WR6 and WR7.

In either case the incoming data passes through the receive sync register, and is compared against the programmed sync character in WR6 or WR7. In the Monosync mode, a match between the sync character programmed into WR7 and the character assembled in the receive sync register establishes synchronization.

In the Bisync mode, however, incoming data is shifted to the receive shift register while the next eight bits of the message are assembled in the receive sync register. The match between the assembled character in the receive sync registers with the programmed sync character in WR6 and WR7 establishes synchronization. Once synchronization is established, incoming data by-



Figure 4. Transmit and Receive Data Path

passes the receive sync register and directly enters the 3-bit buffer.

In the SDLC mode, incoming data first passes through the receive sync register, which continuously monitors the receive data stream and performs zero deletion when indicated. Upon receiving five contiguous 1's, the sixth bit is inspected. If the sixth bit is a 0, it is deleted from the data stream. If the sixth bit is a 1, the seventh bit is inspected. If that bit is a 0, a Flag sequence has been received; if it is a 1, an Abort sequence has been received.

The reformatted data enters the 3-bit buffer and is transferred to the receive shift register. Note that the SDLC receive operation also begins in the Hunt phase, during which the Z80-S1O tries to match the assembled character in the receive shift register with the flag pattern in WR7. Once the first flag character is recognized, all subsequent data is routed through the same path, regardless of character length. Although the same CRC checker is used for both SDLC and synchronous data, the data path taken for each mode is different. In Bisync protocol, a byte-oriented operation requires that the CPU decide to include the data character in CRC. To allow the CPU ample time to make this decision, the Z80-SIO provides an 8-bit delay for synchronous data. In the SDLC mode, no delay is provided since the Z80-SIO contains logic that determines the bytes on which CRC is calculated.

The transmitter has an 8-bit transmit data register that is loaded from the internal-data bus and a 20-bit transmit shift register that can be loaded from wR6, wR7 and the transmit data register. wR6 and wR7 contain sync characters in the Monosync or Bisync modes, or address field (one character long) and flag respectively in the SDLC mode. During Synchronous modes, information contained in wR6 and wR7 is loaded into the transmit shift register at the beginning of the message and, as a time filler, in the middle of the message if a Transmit Underrun condition occurs. In the SDLC mode, the flags are loaded into the transmit shift register at the beginning and end of message. Asynchronous data in the transmit shift register is formatted with start and stop bits and is shifted out to the ansmit multiplexer at the selected clock rate. Synchronous (Monosync or Bisync) data is shifted out to the transmit multiplexer and also to the CRC generator at the $\times 1$ clock rate.

SDLC/HDLC data is shifted out through the zero insertion logic, which is disabled while the flags are being sent. For all other fields (address, control and frame check) a 0 is inserted following five contiguous 1's in the data stream. The CRC generator result for SDLC data is also routed through the zero insertion logic.

Functional Description

The functional capabilities of the Z80-SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of various data communications protocols; as a Z80 family peripheral, it interacts with the Z80-CPU and other Z80 peripheral circuits, and shares their data, address and control busses, as well as being a part of the Z80 interrupt structure. As a peripheral to other microprocessors, the Z80-SIO offers valuable features such as non-vectored interrupts, polling and simple handshake capabilities.

The first part of the following functional description describes the interaction between the CPU and Z80-SIO; the second part introduces its data communications capabilities.

I/O CAPABILITIES

The Z80-SIO offers the choice of Polling, Interrupt (vectored or non-vectored) and Block Transfer modes to transfer data, status and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

Polling. The Polled mode avoids interrupts. Status registers RR0 and RR1 are updated at appropriate times for each function being performed (for example, CRC Error status valid at the end of the message). All the interrupt modes of the Z80-SIO must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RR0 for each channel; the RR0 status bits serve as an acknowledge to the Poll inquiry. The two RR0 status bits D_0 and D_2 indicate that a receive or transmit data transfer is needed. The status also indicates Error or other special status conditions (see "Z80-SIO Programming"). The Special Receive Conditionates contained in RR1 does not have to be read in a Po_1g sequence because the status bits in RR1 are accompanied by a Receive Character Available status in RR0.

Interrupts. The Z80-SIO offers an elaborate interrupt scheme to provide fast interrupt response in real-time applications. As mentioned earlier, Channel B registers WR2 and RR2 contain the interrupt vector that points to an interrupt service routine in the memory. To service operations in both channels and to eliminate the necessity of writing a status analysis routine, the Z80-SIO can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program_control by setting a program bit (WR1. D₂) in Channel B called "Status Affects Vector." When this bit is set, the interrupt vector in WR2 is modified according to the assigned priority of the various interrupting conditions. The table in the Write Register 1 description (Z80-SIO Programming section) shows the modification details.

Transmit interrupts, Receive interrupts and External/ Status interrupts are the main sources of interrupts (Figure 5). Each interrupt source is enabled under program control with Channel A having a higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted by the transmit buffer *becoming* empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on first receive character
- Interrupt on all receive characters
- Interrupt on a Special Receive condition

Interrupt On First Character is typically used with the Block Transfer mode. Interrupt On All Receive Characters has the option of modifying the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character or message basis (End Of Frame interrupt in SDLC, for example). The Special Receive condition can cause an interrupt only if the Interrupt On First Receive Character or Interrupt On All Receive Characters mode is selected. In Interrupt On First Receive Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition or by the detection of a Break (Asynchronous mode) or Abort (SDLC mode) sequence in the data stream. The interrupt caused by the Break/Abort sequence has a special feature that allows the Z80-SIO to interrupt when the Break/Abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Break/Abort condition in external logic. **CPU/DMA Block Transfer.** The Z80-SIO provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers (Z80-DMA or other designs). The Block Transfer mode uses the \overline{WAIT} / READY output in conjunction with the Wait/Ready bits of Write Register 1. The \overline{WAIT} /READY output can be defined under software control as a WAIT line in the CPU Block Transfer mode or as a READY line in the DMA Block Transfer mode.

To a DMA controller, the Z80-SIO READY output indicates that the Z80-SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the Z80-SIO is not ready to transfer data, thereby requesting the CPU to extend the 1/0 cycle. The programming of bits 5, 6 and 7 of Write Register 1 and the logic states of the WAIT/READY line are defined in the Write Register 1 description (Z80-SIO Programming section.)

DATA COMMUNICATIONS CAPABILITIES

In addition to the 1/O capabilities previously discussed, the Z80-SIO provides two independent full-duplex channels as well as Asynchronous, Synchronous and SDLC (HDLC) operational modes. These modes facilitate the implementation of commonly used data communications protocols.

The specific features of these modes are described in the following sections. To preserve the independence and completeness of each section, some information common to all modes is repeated.



Figure 5. Interrupt Structure

Asynchronous Operation

To receive or transmit data in the Asynchronous mode, the Z80-SIO must be initialized with the following parameters: character length, clock rate, number of stop bits, even or odd parity, interrupt mode, and receiver or transmitter enable. The parameters are loaded into the appropriate write registers by the system program. WR4 parameters must be issued before WR1, WR3 and WR5 parameters or commands.

If the data is transmitted over a modem or RS232C interface, the REQUEST TO SEND (RTS) and DATA TER-MINAL READY (DTR) outputs must be set along with the Transmit Enable bit. Transmission cannot begin until the Transmit Enable bit is set.

The Auto Enables feature allows the programmer to se^{-1} the first data character of the message to the Z_SIO without waiting for CTS. If the Auto Enables bit is set, the Z80-SIO will wait for the CTS pin to go Low before it begins data transmission. CTS, DCD and SYNC are general-purpose 1/0 lines that may be used for functions other than their labeled purposes. If CTS is used for another purpose, the Auto Enables Bit must be programmed to 0.

Figure 6 illustrates asynchronous message formats; Table 2 shows WR3, WR4 and WR5 with bits set to indicate the applicable modes, parameters and commands in asynchronous modes. WR2 (Channel B only) stores the interrupt vector; WR1 defines the interrupt modes and data transfer modes. WR6 and WR7 are not used in asynchronous modes. Table 3 shows the typical program steps that implement a full-duplex receive/transmit operation in either channel.

Asynchronous Transmit

The Transmit Data output (TxD) is held marking (High) when the transmitter has no data to send. Under program control, the Send Break (WR5, D₄) command can be issued to hold TxD spacing (Low) until the command is cleared.

The Z80-SIO automatically adds the start bit, the programmed parity bit (odd, even or no parity) and the programmed number of stop bits to the data character to be transmitted. When the character length is six or seven bits, the unused bits are automatically ignored by the Z80-SIO. If the character length is five bits or less, refer to the table in the Write Register 5 description (Z80-SIO Programming section) for the data format.

Serial data is shifted from TxD at a rate equal to 1, 1/16th, 1/32nd or 1/64th of the clock rate supplied to the Transmit Clock input $\overline{(TxC)}$. Serial data is shifted out on the falling edge of $\overline{(TxC)}$.

If set, the External/Status Interrupt mode monitors the status of \overline{DCD} , \overline{CTS} and \overline{SYNC} throughout the transmission of the message. If these inputs change for a period of time greater than the minimum specified pulse width, the interrupt is generated. In a transmit operation, this feature is used to monitor the modem control signal \overline{CTS} .



Figure 6. Asynchronous Message Format

Asynchronous Receive

An Asynchronous Receive operation begins when the Receive Enable bit is set. If the Auto Enables option is selected, \overline{DCD} must be Low as well. A Low (spacing) condition on the Receive Data input (RxD) indicates a start bit. If this Low persists for at least one-half of a bit time, the start bit is assumed to be valid and the data input is then sampled at mid-bit time until the entire character is assembled. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line.

If the $\times 1$ clock mode is selected, bit synchronization must be accomplished externally. Receive data is sampled on the rising edge of RxC. The receiver inserts 1's when a character length of other than eight bits is used. If parity is enabled, the parity bit is not stripped from the assembled character for character lengths other than eight bits. For lengths other than eight bits, the receiver assembles a character length of the required number of data bits, plus a parity bit and 1's for any unused bits. For example, the receiver assembles a 5-bit character with the following format: 11 P D₄ D₃ D₂ D₁ D₀.

Since the receiver is buffered by three 8-bit registers in addition to the receive shift register, the CPU has enough time to service an interrupt and to accept the data character assembled by the Z80-SIO. The receiver also has three buffers that store error flags for each data character in the receive buffer. These error flags are loaded at the same time as the data characters.

After a character is received, it is checked for the following error conditions:

- When parity is enabled, the Parity Error bit (RR1, D₄) is set whenever the parity bit of the character does not match with the programmed parity. Once this bit is set, it remains set until the Error Reset Command (WR0) is given.
- The Framing Error bit (RR1, D_6) is set if the character is assembled without any stop bits (that is, a Low level detected for a stop bit). Unlike the Parity Error bit, this bit is set (and not latched) only for the character on which it occurred. Detection of framing error adds an additional one-half of a bit time to the character time so the framing error is not interpreted as a new start bit.
- If the CPU fails to read a data character while more than three characters have been received, the Receive Overrun bit (RR1, D₅) is set. When this occurs, the fourth character assembled replaces the third character in the receive buffers. With this arrangement, only the character that has been written over is flagged with the Receive Overrun Error bit. Like Parity Error, this bit can only be reset by the Error Reset command from the CPU. Both the Framing Error and Receive Overrun Error cause an interrupt with the interrupt vector indicating a Special Receive condition (if Status Affects Vector is selected).

Since the Parity Error and Receive Overrun Error flags are latched, the error status that is read reflects an error in the current word in the receive buffer plus any Parity or Overrun Errors received since the last Error Reset command. To keep correspondence between the state of the error buffers and the contents of the receive data buffers, the error status register must be read before the data. This is easily accomplished if vectored

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WR3	00 = Rx 5 10 = Rx 6 01 = Rx 7 11 = Rx 8	BITS/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	AUTO ENABLES	0	0	0	0	Rx ENABL
WR4	00 = ×1 C 01 = ×16 (10 = ×32 (11 = ×64 (LOCK MODE CLOCK MODE CLOCK MODE CLOCK MODE	O	0	00 = NOT 0 01 = 1 STC 10 = 1½ ST 11 = 2 STO	USED DP BIT/CHAR OP BITS/CHAR P BITS/CHAR	EVEN/ODD PARITY	PARIT ENABL
WR5	OTR	00 = Tx 5 E LESS 10 = Tx 6 E 01 = Tx 7 E 11 = Tx 8 E	BITS (OR)/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	SEND BREAK	Tx ENABLE	0	RTS	0

Table 2. Contents of Write Registers 3, 4 and 5 in Asynchronous Modes

FUNCTION		TYPICAL PROGRAM STEPS	COMMENTS		
	REGISTER:	INFORMATION LOADED:			
	WRO	CHANNEL RESET	Reset SIO		
	WRO	POINTER 2			
	WR2	INTERRUPT VECTOR	Channel B only		
	WRO	POINTER 4. RESET EXTERNAL STATUS INTERRUPT			
	WR4	ASYNCHRONOUS MODE, PARITY INFORMATION, STOP BITS INFORMATION, CLOCK RATE INFORMATION	issue parameters		
INITIALIZE	WRO	POINTER 3			
	WR3	RECEIVE ENABLE. AUTO ENABLES. RECEIVE CHARACTER LENGTH			
	WR0	POINTER 5			
\smile	WR5	REQUEST TO SEND. TRANSMIT ENABLE. TRANSMIT CHARACTER LENGTH. DATA TERMINAL READY	Receive and Transmit both fully initial- ized. Auto Enables will enable Trans- mitter if CTS is active and Receiver if DCD is active.		
	WRO	POINTER 1. RESET EXTERNAL STATUS INTERRUPT			
	WR1	TRANSMIT INTERRUPT ENABLE, STATUS AFFECTS VECTOR. INTERRUPT ON ALL RECEIVE CHARACTERS. DISABLE WAIT/ READY FUNCTION, EXTERNAL INTERRUPT ENABLE	Transmit/Receive interrupt mode se- lected. External Interrupt monitors the status of the CTS, DCD and SYNC inputs and detects the Break sequence. Status Affects Vector in Channel B only.		
	TRANS	FER FIRST DATA BYTE TO SIO	This data byte must be transferred or no transmit interrupts will occur.		
	EXECU	TE HALT INSTRUCTION OR SOME OTHER PROGRAM	Program is waiting for an interrupt from the SIO.		
	Z80 INT	ERRUPT ACKNOWLEDGE CYCLE TRANSFERS RR2 TO CPU	When the interrupt occurs, the interrupt vector is modified by: 1. Receive Char-		
	IF A CH	ARACTER IS RECEIVED: IANSEER DATA CHARACTER TO CPU	acter Available: 2. Transmit Buffer Er		
\checkmark	• UP • RE	DATE POINTERS AND PARAMETERS	Special Receive condition.		
DATA TRANSFER AND	<i>IF TRAN</i> • TR • UP • RE	NSMITTER BUFFER IS EMPTY: IANSFER DATA CHARACTER TO SIO IDATE POINTERS AND PARAMETERS ITURN FROM INTERRUPT	Program control is transferred to one of the eight interrupt service routines.		
	<i>IF EXTE</i> • TR • PE • RE	RNAL STATUS CHANGES: ANSFER RR0 TO CPU RFORM ERROR ROUTINES (INCLUDE BREAK DETECTION) TURN FROM INTERRUPT	If used with processors other than the ZB0, the modified interrupt vector (RR2) should be returned to the CPU in the Interrupt Ac- knowledge sequence.		
	IF SPEC • TR • DC • RE	CIAL RECEIVE CONDITION OCCURS: ANSFER RR1 TO CPU) SPECIAL ERROR (E.G. FRAMING ERROR) ROUTINE TURN FROM INTERRUPT			
	REDEFI	NE RECEIVE TRANSMIT INTERRUPT MODES	When transmit or receive data transfer is complete.		
TERMINATION	DISABL	E TRANSMIT/RECEIVE MODES			
	UPDATE	E MODEM CONTROL OUTPUTS (E.G. RTS OFF)	In Transmit, the All Sent status bit indi- cates transmission is complete.		

Table 3. Asynchronous Mode

 \smile

.

interrupts are used, because a special interrupt vector is generated for these conditions.

While the External/Status interrupt is enabled, break detection causes an interrupt and the Break Detected status bit (RR0, D_7) is set. The Break Detected interrupt should be handled by issuing the Reset External/Status Interrupt command to the Z80-SIO in response to the first Break Detected interrupt that has a Break status of 1 (RR0, D_7). The Z80-SIO monitors the Receive Data input and waits for the Break sequence to terminate, at which point the Z80-SIO interrupts the CPU with the Break status set to 0. The CPU must again issue the Reset External/Status Interrupt command in its interrupt service routine to reinitialize the break detection logic.

The External/Status interrupt also monitors the status of \overline{DCD} . If the \overline{DCD} pin becomes inactive for a period greater than the minimum specified pulse width, an interrupt is generated with the DCD status bit (RR0, D₃) set to 1. Note that the \overline{DCD} input is inverted in the RR0 status register.

If the status is read after the data, the error data for the next word is also included if it has been stacked in the buffer. If operations are performed rapidly enough so the next character is not yet received, the status register remains valid. An exception occurs when the Interrupt On First Character Only mode is selected. A specia' interrupt in this mode holds the error data and the character itself (even if read from the buffer) until the Error Reset command is issued. This prevents further data from becoming available in the receiver until the Reset command is issued, and allows CPU intervention on the character with the error even if DMA or block transfer techniques are being used.

If Interrupt On Every Character is selected, the interrupt vector is different if there is an error status in RR1. If a Receiver Overrun occurs, the most recent character received is loaded into the buffer; the character preceding it is lost. When the character that has been written over the other characters is read, the Receive Overrun bit is set and the Special Receive Condition vector is returned if Status Affects Vector is enabled.

In a polled environment, the Receive Character Available bit (RR0, D_0) must be monitored so the Z80-CPU can know when to read a character. This bit is automatically reset when the receive buffers are read. To prevent overwriting data in polled operations, the transmit buffer status must be checked before writing into the transmitter. The Transmit Buffer Empty bit is set to 1 whenever the transmit buffer is empty.

Synchronous Operation

Before describing synchronous transmission and reception, the three types of character synchronization— Monosync, Bisync and External Sync—require some explanation. These modes use the $\times 1$ clock for both Transmit and Receive operations. Data is sampled on the rising edge of the Receive Clock input (\overline{RxC}). Transmitter data transitions occur on the falling edge of the Transmit Clock input (\overline{TxC}).

The differences between Monosync, Bisync and External Sync are in the manner in which initial character synchronization is achieved. The mode of operation must be selected before sync characters are loaded, because the registers are used differently in the various modes. Figure 7 shows the formats for all three of these synchronous modes.

Mo ync. In a Receive operation, matching a single sync character (8-bit sync mode) with the programmed sync character stored in WR7 implies character synchronization and enables data transfer.

Bisync. Matching two contiguous sync characters (16-bit sync mode) with the programmed sync characters stored in WR6 and WR7 implies character synchronization. In both the Monosync and Bisync modes, SYNC is used as an output, and is active for the part of the receive clock that detects the sync character.

External Sync. In this mode, character synchronization is established externally; \overline{SYNC} is an input that indicates external character synchronization has been achieved. After the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the \overline{SYNC} input. The SYNC input must be held Low until character synchronization is lost. Character assembly begins on the rising edge of \overline{RxC} that precedes the falling edge of \overline{SYNC} .

In all cases after a reset, the receiver is in the Hunt phase, during which the Z80-SIO looks for character synchronization. The hunt can begin only when the receiver is enabled, and data transfer can begin only when character synchronization has been achieved. If character synchronization is lost, the Hunt phase can be re-entered by writing a control word with the Enter Hunt Phase bit set (WR3, D_4). In the Transmit mode, the transmitter always sends the programmed number of sync bits (8 or 16). In the Monosync mode, the transmitter transmits 'from WR6; the receiver compares against WR7.

In the Monosync, Bisync and External Sync modes, assembly of received data continues until the Z80-S1O is reset, or until the receiver is disabled (by command or by \overline{DCD} in the Auto Enables mode), or until the CPU sets the Enter Hunt Phase bit.

		MESSAGE FLO	W	
\sim	BEGINMING SYNC CHARACTER 3 7 (A) MONI	DATA FIELD 	INTERNAL SYNC D	SND CRC CHARACTER -2 0 DETECT)
	SEGINAINAG SYMC CHARACTER 0 0 (B) BIST	22 JATA FIELD 22 22 VNC MESSAGE FORMAT (INT	TERNAL SYNC DET	END CRC CHARACTER 3 - 0 ECT)
	BECIMMING		RC СЯС Астея Снаяас 11 // // // // // // /////////////////	ENG
\sim		(C) EXTERNAL SYNC DE	FECT FORMAT Formats	

After initial synchronization has been achieved, the operation of the Monosync, Bisync and External Sync modes is quite similar. Any differences are specified in the following text.

Table 4 shows how WR3, WR4 and WR5 are used in synchronous receive and transmit operations. WR0 points to other registers and issues various commands, WR1 defines the interrupt modes, WR2 stores the interrupt vector, and WR6 and WR7 store sync characters. Table 5 illustrates the typical program steps that implement a half-duplex Bisync transmit operation.

Synchronous Transmit

INITIALIZATION

The system program must initialize the transmitter with the following parameters: odd or even parity, $\times 1$ clock mode, 8- or 16-bit sync character(s), CRC polynomial, Transmitter Enables, Request To Send, Data Terminal Ready, interrupt modes and transmit character length. WR4 parameters must be issued before WR1, WR3, WR5, WR6 and WR7 parameters or commands.

One of two polynomials—CRC-16 $(X^{16} + X^{15} + X^2 + 1)$ or SDLC $(X^{16} + X^{12} + X^5 + 1)$ —may be used with synchronous modes. In either case (SDLC mode not selected), the CRC generator and checker are reset to all 0's. In the transmit initialization process, the CRC generator is initialized by setting the Reset Transmit CRC Generator command bits (WR0). Both the transmitter and the receiver use the same polynomial.

Transmit Interrupt Enable or Wait/Ready Enable

can be selected to transfer the data. The External/Status interrupt mode is used to monitor the status of the \overline{CLEAR} TO SEND input as well as the Transmit Underrun/EOM latch. Optionally, the Auto Enables feature can be used to enable the transmitter when \overline{CTS} is active. The first data transfer to the Z80-SIO can begin when the External/Status interrupt occurs (CTS status bit set) or immediately following the Transmit Enable command (if the Auto Enables modes is set).

Transmit data is held marking after reset or if the transmitter is not enabled. Break may be programmed to generate a spacing line that begins as soon as the Send Break bit is set. With the transmitter fully initialized and enabled, the default condition is continuous transmission of the 8- or 16-bit sync character.

DATA TRANSFER AND STATUS MONITORING

In this phase, there are several combinations of interrupts and Wait/Ready.

Data Transfer Using Interrupts. If the Transmit Interrupt Enable bit (WR1, D_1) is set, an interrupt is generated each time the transmit buffer becomes empty. The interrupt can be satisfied either by writing another character into the transmitter or by resetting the Transmitter Interrupt Pending latch with a Reset Transmitter Pending command (WR0, CMD₅). If the interrupt is satisfied with this command and nothing more is written into the transmitter, there can be no further Transmit Buffer Empty interrupts, because it is the process of the buffer becoming empty that causes the interrupts and the buffer cannot become empty when it is already empty. This situation does cause a Transmit Underrun condition, which is explained in the "Bisync Transmit Underrun" section.

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WR3	00 = Rx 5 E 10 = Rx 6 E 01 = Rx 7 E 11 = Rx 8 E	BITS/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	AUTO ENABLES	ENTER HUNT MODE	Rx CRC ENABLE	0	SYNC CHAR LOAD INHIBIT	RX ENABLE
WR4	O .	0	00 = 8-BIT \$ 01 = 16-BIT 10 = SDLC 11 = EXT S	SYNC CHAR SYNC CHAR MODE YNC MODE	0 SELEC MC	0 IS SYNC DES	EVEN/ODD PARITY	PARITY
WR5	DTR	00 = Tx 5 LES 10 = Tx 6 01 = Tx 7 11 = Tx 8	BITS (OR 5)/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	SEND BREAK	Tx ENABLE	1 SELECTS CRC-16	RTS	Tx CRC ENABLE

Table 4. Contents of Write Registers 3, 4 and 5 in Synchronous Modes

Data Transfer Using WAIT/READY. To the CPU, the arrivation of WAIT indicates that the Z80-SIO is not i dy to accept data and that the CPU must extend the output cycle. To a DMA controller, READY indicates that the transmit buffer is empty and that the Z80-SIO is ready to accept the next data character. If the data character is not loaded into the Z80-SIO by the time the transmit shift register is empty, the Z80-SIO enters the Transmit Underrun condition.

Bisync Transmit Underrun. In Bisync protocol, filler characters are inserted to maintain synchronization when the transmitter has no data to send (Transmit Underrun condition). The Z80-SIO has two programmable options for solving this situation: it can insert sync characters, or it can send the CRC characters generated so far, followed by sync characters.

These options are under the control of the Reset Transmit Underrun/EOM command in WR0. Following a $c^+ \neg$ or channel reset, the Transmit Underrun/EOM substities (RR0, D₆) is in a set condition and allows the insertion of sync characters when there is no data to send. CRC is not calculated on the automatically inserted sync characters. When the CPU detects the end of message, a Reset Transmit Underrun/EOM command can be issued. This allows CRC to be sent when the transmitter has no data. In this case, the Z80-SIO sends CRC, followed by sync characters, to terminate the message.

There is no restriction as to when in the message the Transmit Underrun/EOM bit can be reset. If Reset is issued after the first data character has been loaded the 16-bit CRC is sent and followed by sync characters the first time the transmitter has no data to send. Because of the Transmit Underrun condition, an External/Status interrupt is generated whenever the Transmit Underrun/EOM bit becomes set.

the case of sync insertion, an interrupt is generated only after the first automatically inserted sync character has been loaded. The status indicates the Transmit Underrun/EOM bit and the Transmit Buffer Empty bit are set.

In the case of CRC insertion, the Transmit Underrun/ EOM bit is set and the Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin (this interrupt occurs because CRC has been sent and sync has been loaded). If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter (WR5, D₃).

Pad characters may be sent by setting the Z80-SIO to 8 bits/transmit character and writing FF to the transmitter hile CRC is being sent. Alternatively, the sync characters can be redefined as pad characters during this time. The following example is included to clarify this point. The Z80-SIO interrupts with the Transmit Buffer Empty bit set.

The CPU recognizes that the last character (ETX) of the message has already been sent to the Z80-SIO by examining the internal program status.

To force the Z80-SIO to send CRC, the CPU issues the Reset Transmit Underrun/EOM Latch command (WR0) and satisfies the interrupt with the Reset Transmit Interrupt Pending command. (This command prevents the Z80-SIO from requesting more data.) Because of the transmit underrun caused by this command, the Z80-SIO starts sending CRC. The Z80-SIO also causes an External/Status interrupt with the Transmit Underrun/EOM latch set.

The CPU satisfies this interrupt by loading pad characters into the transmit buffer and issuing the Reset External/Status Interrupt command.

With this sequence, CRC is followed by a pad character instead of a sync character. Note that the Z80-SIO will interrupt with a Transmit Buffer Empty interrupt when CRC is completely sent and that the pad character is loaded into the transmit shift register.

From this point on the CPU can send more pad characters or sync characters.

Bisync CRC Generation. Setting the Transmit CRC enable bit (WRS, D_0) initiates CRC accumulation when the program sends the first data character to the Z80-SIO. Although the Z80-SIO automatically transmits up to two sync characters (16-bit sync), it is wise to send a few more sync characters ahead of the message (before enabling Transmit CRC) to ensure synchronization at the receiving end.

The transmit CRC Enable bit can be changed on the fly any time in the message to include or exclude a particular data character from CRC accumulation. The Transmit CRC Enable bit should be in the desired state when the data character is loaded from the transmit data buffer into the transmit shift register. To ensure this bit is in the proper state, the Transmit CRC Enable bit must be issued before sending the data character to the Z80-SIO.

Transmit Transparent Mode. Transparent mode (Bisync protocol) operation is made possible by the ability to change Transmit CRC Enable on the fly and by the additional capability of inserting 16-bit sync characters. Exclusion of DLE characters from CRC calculation can be achieved by disabling CRC calculation immediately preceding the DLE character transfer to the Z80-SIO.

In the case of a Transmit Underrun condition in the Transparent mode, a pair of DLE-SYN characters are sent. The Z80-SIO can be programmed to send the DLE-SYN sequence by loading a DLE character into WR6 and a sync character into WR7.

Transmit Termination. The Z80-SIO is equipped with a special termination feature that maintains data integrity and validity. If the transmitter is disabled while a data or sync character is being sent, that character is sent as usual, but is followed by a marking line rather than CRC or sync characters. When the transmitter is disabled, a

FUNCTION		TYPICAL PROGRAM STEPS	COMMENTS
	REGISTER:	INFORMATION LOADED:	
	WRO	CHANNEL RESET, RESET TRANSMIT CRC GENERATOR	Reset SIO, initilize CRC generator.
	WRO	POINTER 2	
	WR2	INTERRUPT VECTOR	Channel B only
	WRO	POINTER 3	
	WR3	AUTO ENABLES	Transmission begins only after \overline{CTS} is detected.
	WRO	POINTER 4	
	WR4	PARITY INFORMATION, SYNC MODES INFORMATION, ×1 CLOCK MODE	Issue transmit parameters.
	WR0	POINTER 6	
	WR6	SYNC CHARACTER 1	
	WRO	POINTER 7. RESET EXTERNAL/STATUS INTERRUPTS	
INITIALIZE	WR7	SYNC CHARACTER 2	
	WRO	POINTER 1, RESET EXTERNAL/STATUS INTERRUPTS	
	WR1	STATUS AFFECT'S VECTOR. EXTERNAL INTERRUPT ENABLE, TRANSMIT INTERRUPT ENABLE OR WAIT/READY MODE ENABLE	External Interrupt mode monitors the status of CTS and DCD input pins as well as the status of Tx Underrun/EOM latch. Transmit Interrupt Enable interrupts when the Transmit buffer becomes empty; the Wait/Ready mode can be used to transfer data using DMA or CPU Block Transfer.
	WRO	POINTER 5	Status Affects Vector (Channel B only).
	WR5	REQUEST TO SEND. TRANSMIT ENABLE, BISYNC CRC, TRANSMIT CHARACTER LENGTH	Transmit CRC Enable should be set when first non-sync data is sent to Z80-SIO.
	FIRST	SYNC BYTE TO SIO	Need several sync characters in the be- ginning of message. Transmitter is fully initialized.
IDLE MODE	EXECU	TE HALT INSTRUCTION OR SOME OTHER PROGRAM	Waiting for interrupt or Wait/Ready output to transfer data.
DATA TRANSFER AND STATUS MONITORING	WHEN IN AC TF DE CF RE OF RE OF RE	INTERRUPT (WAITIREADY) OCCURS: CLUDE/EXECLUDE DATA BYTE FROM CRC CCUMULATION (IN SIO). RANSFER DATA BYTE FROM CPU (OR MEMORY) TO SIO. ETECT AND SET APPROPRIATE FLAGS FOR CONTROL HARACTERS (IN CPU). ESET Tx UNDERRUN/EOM LATCH (WR0) IF LAST CHARACTER F MESSAGE IS DETECTED. PDATE POINTERS AND PARAMETERS (CPU). ETURN FROM INTERRUPT.	Interrupt occurs (Wait/Ready becomes active) when first data byte is being sent. Wait mode allows CPU block transfer from memory to SIO: Ready mode allows DMA block transfer from memory to SIO. The DMA chip can be programmed to cap- ture special control characters (by ex- amining only the bits that specify ASCII or EBCDIC control characters), and interrupt CPU.
	IF ERR • TF • ED • RE	OR CONDITION OR STATUS CHANGE OCCURS: RANSFER RRO TO CPU. KECUTE ERROR ROUTINE. ETURN FROM INTERRUPT.	Tx Underrun/EOM indicates either trans- mit underrun (sync character being sent) or end of message (CRC-16 being sent).
	REDEF		
TERMINATION	UPDAT	E MODEM CONTROL OUTPUTS (E.G., TURN OFF RTS).	Program should gracefully terminate
			message.

Table 5. Bisync Transmit Mode

character in the buffer remains in the buffer. If the trz mitter is disabled while CRC is being sent, the 16-bit tramission is completed, but sync is sent instead of CRC.

A programmed break is effective as soon as it is written into the control register; characters in the transmit buffer and shift register are lost.

In all modes, characters are sent with the least significant bits first. This requires right-hand justification of transmitted data if the word length is less than eight bits. If the word length is five bits or less, the special technique described in the Write Register 5 discussion (Z80-SIO Programming section) must be used for the data format. The states of any unused bits in a data character are irrelevant, except when in the Five Bits Or Less mode.

If the External/Status Interrupt Enable bit is set, transmitter conditions such as "starting to send CRC characters," "starting to send sync characters," and \overline{CT} nanging state cause interrupts that have a unique vector if Status Affects Vector is set. This interrupt mode may be used during block transfers.

All interrupts may be disabled for operation in a Polled mode, or to avoid interrupts at inappropriate times during the execution of a program.

Synchronous Receive

INITIALIZATION

The system program initiates the Synchronous Receive operation with the following parameters: odd or even pa, 8- or 16-bit sync characters, $\times 1$ clock mode, CRC polynomial, receive character length, etc. Sync characters must be loaded into registers WR6 and WR7. The receivers can be enabled only after all receive parameters are set. WR4 parameters must be issued before WR1, WR3, WR5, WR6 and WR7 parameters or commands.

After this is done, the receiver is in the Hunt phase. It remains in this phase until character synchronization is achieved. Note that, under program control, all the leading sync characters of the message can be inhibited from loading the receive buffers by setting the Sync Character Load Inhibit bit in WR3.

DATA TRANSFER AND STATUS MONITORING

After character synchronization is achieved, the assembled characters are transferred to the receive data FIFO. The following four interrupt modes are available to isfer the data and its associated status to the CPU.

No Interrupts Enabled. This mode is used for a purely polled operation or for off-line conditions.

Interrupt On First Character Only. This mode is normally used to start a polling loop or a Block Transfer instruction using WAIT/READY to synchronize the CPU or the DMA device to the incoming data rate. In this mode, the Z80-SIO interrupts on the first character and thereafter interrupts only if Special Receive conditions are detected. The mode is reinitialized with the Enable Interrupt On Next Receive Character command to allow the next character received to generate an interrupt. Parity errors do not cause interrupts in this mode, but End Of Frame (SDLC mode) and Receive Overrun do.

If External/Status interrupts are enabled, they may interrupt any time \overline{DCD} changes state.

Interrupt On Every Character. Whenever a character enters the receive buffer, an interrupt is generated. Error and Special Receive conditions generate a special vector if Status Affects Vector is selected. Optionally, a Parity Error may be directed not to generate the special interrupt vector.

Special Receive Condition Interrupts. The Special Receive Condition interrupt can occur only if either the Receive Interrupt On First Character Only or Interrupt On Every Receive Character modes is also set. The Special Receive Condition interrupt is caused by the Receive Overrun error condition. Since the Receive Overrun and Parity error status bits are latched, the error status—when read—reflects an error in the current word in the receive buffer in addition to any Parity or Overrun errors received since the last Error Reset command. These status bits can only be reset by the Error reset command.

CRC Error Checking and Termination. A CRC error check on the receive message can be performed on a per character basis under program control. The Receive CRC Enable bit (WR3, D_3) must be set/reset by the program before the next character is transferred from the receive shift register into the receive buffer register. This ensures proper inclusion or exclusion of data characters in the CRC check.

To allow the CPU ample time to enable or disable the CRC check on a particular character, the Z80-SIO calculates CRC eight bit times after the character has been transferred to the receive buffer. If CRC is enabled before the next character is transferred, CRC is calculated on the transferred character. If CRC is disabled before the time of the next transfer, calculation proceeds on the word in progress, but the word just transferred to the buffer is not included. When these requirements are satisfied, the 3-byte receive data buffer is, in effect, unusable in Bisync operation. CRC may be enabled and disabled as many times as necessary for a given calculation.

In the Monosync, Bisync and External Sync modes, the CRC/Framing Error bit (RR1, D_6) contains the comparison result of the CRC checker 16 bit times (eight bits delay and eight shifts for CRC) after the character has been transferred from the receive shift register to the buffer. The result should be zero, indicating an errorfree transmission. (Note that the result is valid only at the end of CRC calculation. If the result is examined before this time, it usually indicates an error.) The comparison is made with each transfer and is valid only as long as the character remains in the receive FIFO.

Following is an example of the CRC checking operation when four characters (A, B, C and D) are received in that order.

Character A loaded into buffer Character B loaded into buffer

If CRC is disabled before C is in the buffer, CRC is not calculated on B.

Character C loaded into buffer

After C is loaded, the CRC/Framing Error bit shows the result of the comparison through character A.

Character D loaded into buffer

After D is in the buffer, the CRC Error bit shows the result of the comparison through character B whether or not B was included in the CRC calculations.

Due to the serial nature of CRC calculation, the Receive Clock (\overline{RxC}) must cycle 16 times (8-bit delay plus 8-bit CRC shift) after the second CRC character has been loaded into the receive buffer, or 20 times (the previous 16 plus 3-bit buffer delay and 1-bit input delay) after the last bit is at the RxD input, before CRC calculation is complete. A faster external clock can be gated into the Receive Clock input to supply the required 16 cycles. The Transmit and Receive Data Path diagram (Figure 4) illustrates the various points of delay in the CRC path.

The typical program steps that implement a halfduplex Bisync Receive mode are illustrated in Table 6. The complete set of command and status bit definitions are explained under "Z80-SIO Programming."

FUNCTION		TYPICAL PROGRAM STEPS	COMMENTS
	REGISTER:	INFORMATION LOADED	
	WRO	CHANNEL RESET, RESET RECEIVE CRC CHECKER	Reset SIO; initialize Receive CRC checker.
	WRO	POINTER 2	
	WR2	INTERRUPT VECTOR	Channel B only
	WRO	POINTER 4	
	WR4	PARITY INFORMATION, SYNC MODES INFORMATION, $\times 1$ CLOCK MODE	Issue receive parameters.
	WRO	POINTER 5. RESET EXTERNAL STATUS INTERRUPT	
	WR5	BISYNC CRC-16. DATA TERMINAL READY	
	WRO	POINTER 3	
INITIALIZE	WR3	SYNC CHARACTER LOAD INHIBIT, RECEIVE CRC ENABLE; ENTER HUNT MODE, AUTO ENABLES, RECEIVE CHARACTER LENGTH	Sync character load inhibit strips all the leading sync characters at the beginning of the message. Auto Enables enables the receiver to accept data only after the DCD input is active.
	WRO	POINTER 6	
	WR6	SYNC CHARACTER 1	
	WRO	POINTER 7	
	WR7	SYNC CHARACTER 2	
	WRO	POINTER 1, RESET EXTERNAL/STATUS INTERRUPT	•
,	WR1	STATUS AFFECTS VECTOR. EXTERNAL INTERRUPT ENABLE. RECEIVE INTERRUPT ON FIRST CHARACTER ONLY	In this interrupt mode, only the first non- sync data character is transferred to the CPU. All subsequent data is transferred on a DMA basis: however Special Re- ceive Condition interrupts will interrup the CPU. Status Affects Vector used in Chappel B only.

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
INITIALIZE (CONTINUED)	WR0 POINTER 3. ENABLE INTERRUPT ON NEXT RECEIVE CHARACTER	Resetting this interrupt mode provides simple program loopback entry for the next transaction.
	WR3 RECEIVE ENABLE. SYNC CHARACTER LOAD INHIEIT, ENTER HUNT MODE, AUTO ENABLE, RECEIVE WORD LENGTH	WR3 is reissued to enable receiver. Re- ceive CRC Enable must be set after re- ceiving SOH or STX character.
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	Receive mode is fully initialized and the system is waiting for interrupt on first character.
Ý	 WHEN INTERRUPT ON FIRST CHARACTER OCCURS, THE CPU DOES THE FOLLOWING: TRANSFERS DATA BYTE TO CPU DETECTS AND SETS APPROPRIATE FLAGS FOR CONTROL CHARACTERS (IN CPU) INCLUDES/EXCLUDES DATA BYTE IN CRC CHECKER UPDATES POINTERS AND OTHER PARAMETERS ENABLES WAIT/READY FOR DMA OPERATION ENABLES DMA CONTROLLER RETURNS FROM INTERRUPT 	During the Hunt mode, the SIO detects two contiguous characters to establish synchronization. The CPU establishes the DMA mode and all subsequent data char- acters are transferred by the DMA con- troller. The controller is also programmed to capture special characters (by exam- ining only the bits that specify ASCII or EBCDIC control characters) and interrupt the CPU upon detection. In response, the CPU examines the status or control characters and takes appropriate action (e.g. CRC Enable Update).
DATA TRANSFER AND STATUS MONITORING	 WHEN WAIT/READY BECOMES ACTIVE, THE DMA CONTROLLER DOES THE FOLLOWING: TRANSFERS DATA BYTE TO MEMORY INTERRUPTS CPU IF A SPECIAL CHARACTER IS CAPTURED BY THE DMA CONTROLLER INTERRUPTS THE CPU IF THE LAST CHARACTER OF THE MESSAGE IS DETECTED 	
	FOR MESSAGE TERMINATION. THE CPU DOES THE FOLLOWING: • TRANSFERS RR1 TO THE CPU • SETS ACKINAK REPLY FLAG BASED ON CRC RESULT • UPDATES POINTERS AND PARAMETERS • RETURNS FROM INTERRUPT	The SIO interrupts the CPU for error con- dition, and the error routine aborts the present message, clears the error condi- tion, and repeats the operation.
	REDEFINE INTERRUPT MODES AND SYNC MODES	
TERMINATION	UPDATE MODEM CONTROLS	
	DISABLES RECEIVE MODE	
		•

Table 6. Bisync Receive Mode (Continued)

.

SDLC (HDLC) Operation

The Z80-SIO is capable of handling both High-level Synchronous Data Link Control (HDLC) and IBM Synchronous Data Link Control (SDLC) protocols. In the following text, only SDLC is referred to because of the high degree of similarity between SDLC and HDLC.

The SDLC mode is considerably different than Synchronous Bisync protocol because it is bit oriented rather than character oriented and, therefore, can naturally handle transparent operation. Bit orientation makes SDLC a flexible protocol in terms of message length and bit patterns. The Z80-SIO has several built-in features to handle variable message length. Detailed information concerning SDLC protocol can be found in literature published on this subject, such as IBM document GA27-3093.

The SDLC message, called the frame (Figure 8), is opened and closed by flags that are similar to the sync characters in Bisync protocol. The Z80-SIO handles the transmission and recognition of the flag characters that mark the beginning and end of the frame. Note that the Z80-SIO can receive shared-zero flags, but cannot transmit them. The 8-bit address field of an SDLC frame contains the secondary station address. The Z80-SIO has an Address Search mode that recognizes the secondary station address so it can accept or reject the frame.

Since the control field of the SDLC frame is transparent to the Z80-SIO, it is simply transferred to the CPU. The Z80-SIO handles the Frame Check sequence in a manner that simplifies the program by incorporating features such as initializing the CRC generator to all 1's, resetting the CRC checker when the opening flag is detected in the Receive mode, and sending the Frame Check/Flag sequence in the Transmit mode. Controller hardware is simplified by automatic zero insertion and de^{+} tion logic contained in the Z80-SIO.

Table 7 shows the contents of WR3, WR4 and WR5 during SDLC Receive and Transmit modes. WR0 points to other registers and issues various commands. WR1 defines the interrupt modes. WR2 stores the interrupt vector. WR7 stores the flag character and WR6 the secondary address.

SDLC Transmit

INITIALIZATION

Like Synchronous operation, the SDLC Transmit mode must be initialized with the following parameters: SDLC mode, SDLC polynomial, Request To Send, Data Terminal Ready, transmit character length, transmit interrupt modes (or Wait/Ready function), Transmit Enable, Auto Enables and External/Status interrupt.

Selecting the SDLC mode and the SDLC polynomial enables the Z80-SIO to initialize the CRC Generator to all 1's. This is accomplished by issuing the Reset Transmit CRC Generator command (WR0). Refer to the Synchronous Operation section for more details on the interrupt modes.

After reset, or when the transmitter is not enabled, the Transmit Data output is held marking. Break may be programmed to generate a spacing line. With the transmitter fully initialized and enabled, continuous flags are transmitted on the Transmit Data output.

An abort sequence may be sent by issuing the Send Abort command (WR0, CMD₁). This causes at least eight, but less than fourteen, 1's to be sent before the line reverts to continuous flags. It is possible that the Abort sequence (eight 1's) could follow up to five continuous 1 bits (allowed by the zero insertion logic) and thus cause up to thirteen 1's to be sent. Any data being transmitted and any data in the transmit buffer is lost when an abort is issued.

When required, an extra 0 is automatically inserted when there are five contiguous 1's in the data stream. This does not apply to flags or aborts.

DATA TRANSFER AND STATUS MONITORING

There are several combinations of interrupts and the Wait/Ready function in the SLDC mode.



Figure 8. Transmit/Receive SDLC/HDLC Message Format

Data Transfer Using Interrupts. If the Transmit Interrupt Enable bit is set, an interrupt is generated each time the buffer becomes empty. The interrupt may be satisfied either by writing another character into the transmitter or by resetting the Transmit Interrupt Pending latch with a Reset Transmitter Pending command (WR0, CMD₅). If the interrupt is satisfied with this command and nothing more is written into the transmitter, there are no further transmitter interrupts. The result is a Transmit Underrun condition. When another character is written and sent out, the transmitter can again become empty and interrupt the CPU. Following the flags in an SDLC operation, the 8-bit address field, control field and information field may be sent to the Z80-SIO using the Transmit Interrupt mode. The Z80-SIO transmits the Frame Check sequence using the Transmit Underrun feature.

When the transmitter is first enabled, it is already empty and obviously cannot then become empty. Therefore, no Transmit Buffer Empty interrupts can occur until after the first data character is written.

When the transmitter is first enabled, it is already empty and cannot then become empty. Therefore, no Transmit Buffer Empty interrupts can occur until after the first data character is written.

Data Transfer Using Wait/Ready. If the Wait/Ready function has been selected, WAIT indicates to the CPU that the Z80-SIO is not ready to accept the data and the CPU must extend the 1/0 cycle. To a DMA controller, READY indicates that the transmitter buffer is empty and that the Z80-SIO is ready to accept the next character. If the data character is not loaded into the Z80-SIO by the time the transmit shift register is empty, the Z80-SIO enters the Transmit Underrun condition. Address, control and information fields may be transferred to the Z80-SIO with this mode using the Wait/Ready function. The Z80-SIO transmits the Frame Check sequence using the Transmit Underrun feature.

SDLC Transmit Underrun/End Of Message. SDLC-like protocols do not have provisions for fill characters within a message. The Z80-SIO therefore automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more bits to send. It does this by first sending the two bytes of CRC and following these with one or more flags. This technique allows very high-speed transmissions under DMA or CPU block I/O control without requiring the CPU to respond quickly to the end of message situation.

The action that the Z80-SIO takes in the underrun situation depends on the state of the Transmit Underrun/ EOM command. Following a reset, the Transmit Underrun/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Consequently, flag characters are sent. The Z80-SIO begins to send the frame as data is written into the transmit buffer. Between the time the first data byte is written and the end of the message, the Reset Transmit Underrun/EOM command must be issued. Thus the Transmit Underrun/EOM status bit is in the reset state at the end of the message (when underrun occurs), which automatically sends the CRC characters. The sending of CRC again sets the Transmit/Underrun/ EOM status bit.

Although there is no restriction as to when the Transmit Underrun/EOM bit can be reset within a message, it is usually reset after the first data character (secondary address) is sent to the Z80-SIO. Resetting this bit allows CRC and flags to be sent when there is no data to send which gives additional time to the CPU for recognizing the fault and responding with an abort command. By resetting it early in the message, the entire message has the maximum amount of CPU response time in an unintentional transmit underrun situation.

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WR3	00 = Rx 5 1 10 = Rx 6 1 01 = Rx 7 1 11 = Rx 8 1	BITS/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	AUTO ENABLES	ENTER HUNT MODE (IF INCOMING DATA NOT NEEDED)	Rx CRC ENABLE	ADDRESS SEARCH MODE	0	Rx ENABLE
WR4	0	0	1 SELE(N	0 CTS SDLC MODE	0	0	0	0
WR5	DTR	00 = Tx 5 LES3 10 = Tx 6 01 = Tx 7 11 = Tx 8	BITS (OR 5)/CHAR BITS/CHAR BITS/CHAR BITS/CHAR	0	Tx ENABLE	0 SELECTS SDLC CRC	RTS	Tx CRC ENABLE

Table 7. Contents of Write Registers 3, 4 and 5 in SDLC Modes

When the External/Status interrupt is set and while CR^{-} is being sent, the Transmit Underrun/EOM bit is set ar he Transmit Buffer Empty bit is reset to indicate that the transmit register is full of CRC data. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin. This interrupt occurs because CRC has been sent and the flag has been loaded. If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter.

In the SDLC mode, it is good practice to reset the Transmit Underrun/EOM status bit immediately after the first character is sent to the Z80-SIO. When the Transmit Underrun is detected, this ensures that the transmission time is filled by CRC characters, giving the CPU enough time to issue the Send Abort command. This also stops the flags from going on the line prematurely and eliminates the possibility of the receiver accepting the frame as valid data. The situation can happen because it is possible that—at the receiving end—the pattern immediately preceding the automatic flag da insertion could match the CRC checker, giving a false CRC check result. The External/Status interrupt is generated whenever the Transmit Underrun/EOM bit is set because of the Transmit Underrun condition.

The transmit underrun logic provides additional protection against premature flag insertion if the proper response is given to the Z80-SIO by the CPU interrupt service routine. The following example is given to clarify this point:

The Z80-SIO raises an interrupt with the Transmit Buffer Empty status bit set.

The CPU does not respond in time and causes a Transmit Underrun condition.

The Z80-SIO starts sending CRC characters (two bytes).

The CPU eventually satisfies the Transmit Buffer Empty inrupt with a data character that follows the CRC character being transmitted.

The Z80-SIO sets the External/Status interrupt with the Transmit Underrun/EOM status bit set.

The CPU recognizes the Transmit Underrun/EOM status and determines from its internal program status that the interrupt is not for "end of message".

The CPU immediately issues a Send Abort Command (WR0) to the Z80-SIO.

The Z80-SIO sends the Abort sequence by destroying whatever data (CRC, data or flag) is being sent.

This sequence illustrates that the CPU has a protection of 22 minimum and 30 maximum transmit clock cycles.

SDLC CRC Generation. The CRC generator must be reset to all 1's at the beginning of each frame before CRC acoulation can begin. Actual accumulation begins when the program sends the address field (eight bits) to the Z80-SIO. Although the Z80-SIO automatically

transmits one flag character following the Transmit Enable, it may be wise to send a few more flag characters ahead of the message to ensure character synchronization at the receiving end. This can be done by externally timing out after enabling the transmitter and before loading the first character.

The Transmit CRC Enable (WR5, D_0) should be enabled prior to sending the address field. In the SDLC mode all the characters between the opening and closing flags are included in CRC accumulation, and the CRC generated in the Z80-SIO transmitter is inverted before it is sent on the line.

Transmit Termination. If the transmitter is disabled while a character is being sent, that character (data or flag) is sent in the normal fashion, but is followed by a marking line rather than CRC or flag characters.

A character in the buffer when the transmitter is disabled remains in the buffer; however, a programmed Abort sequence is effective as soon as it is written into the control register. Characters being transmitted, if any, are lost. In the case of CRC, the 16-bit transmission is completed if the transmitter is disabled; however, flags are sent in place of CRC.

In all modes, characters are sent with the least-significant bits first. This requires right-hand justification of data to be transmitted if the word length is less than eight bits. If the word length is five bits or less, the special technique described in the Write Register 5 section ("Z80-SIO Programming" chapter; "Write Registers" section) must be used.

Since the number of bits/character can be changed on the fly, the data field can be filled with any number of bits. When used in conjunction with the Receiver Residue codes, the Z80-SIO can receive a message that has a variable I-field and retransmit it exactly as received with no previous information about the character structure of the I-field (if any). A change in the number of bits does not affect the character in the process of being shifted out. Characters are sent with the number of bits programmed at the time that the character is loaded from the transmit buffer to the transmitter.

If the External/Status Interrupt Enable is set, transmitter conditions such as "starting to send CRC characters," "starting to send flag characters," and \overline{CTS} changing state cause interrupts that have a unique vector if Status Affects Vector is set. All interrupts can be disabled for operation in a polled mode.

Table 8 shows the typical program steps that implement the half-duplex SDLC Transmit mode.

FUNCTION		TYPICAL PROGRAM STEPS	COMMENTS
	REGISTER:	INFORMATION LOADED:	
	WRO	CHANNEL RESET	Reset SIO.
	WRO	POINTER 2	
	WR2	INTERRUPT VECTOR	Channel B only
	WRO	POINTER 3	
	· WR3	AUTO ENABLES	Transmitter sends data only after CTS is
	WRO	POINTER 4. RESET EXTERNAL/STATUS INTERRUPTS	detected.
	WR4	PARITY INFORMATION. SDLC MODE. ×1 CLOCK MODE	
	WRO	POINTER 1. RESET EXTERNAL/STATUS INTERRUPTS	
INMALIZE	WR1	EXTERNAL INTERRUPT ENABLE. STATUS AFFECTS VECTOR. TRANSMIT INTERRUPT ENABLE OR WAIT/READY MODE ENABLE	The External Interrupt mode monitors the status of the CTS and DCD inputs, as well as the status of Tx Underrun/EOM latch. Transmit Interrupt interrupts when the Transmit buffer becomes empty; the Wait/Ready mode can be used to transfer data on a DMA or Block Transfer basis. The first interrupt occurs when CTS becomes active, at which point flags are transmitted by the Z80-SIO. The first data byte (address field) can be loaded in the Z80-SIO after this interrupt. Flags cannot be sent to the Z80-SIO as data. Status Affects Vector used in Channel B only.
	WRO	POINTER 5	
	WR5	TRANSMIT CRC ENABLE. REQUEST TO SEND. SDLC-CRC, TRANSMIT ENABLE. TRANSMIT WORD LENGTH, DATA TERMINAL READY	SDLC-CRC mode must be defined before initializing transmit CRC generator.
	WRO	RESET TRANSMIT CRC GENERATOR	Initialize CRC generator to all 1's.
IDLE MODE	EXECU	TE HALT INSTRUCTION OR SOME OTHER PROGRAM	Waiting for Interrupt or Wait/Ready output to transfer data.
	WHEN I THE FO • CH • TR • RE	NTERRUPT (WAIT/READY) OCCURS, THE CPU DOES LLOWING: HANGES TRANSMIT WORD LENGTH (IF NECESSARY) HANSFERS DATA BYTE FROM CPU (MEMORY) TO SIO HENSFERS TX UNDERRUN/EOM LATCH (WR0)	Flags are transmitted by the SIO as soon as Transmit Enable is set and CTS be- comes active. The CTS status change is the first interrupt that occurs and is fol- lowed by transmit buffer empty for subsequent transfers.
DATA TRANSEER AND	IF LAST THE FO • SE • SE • INT CPU DO	CHARACTER OF THE I-FIELD IS SENT. THE SIO DOES LLOWING: INDS CRC INDS CLOSING FLAG TERRUPTS CPU WITH BUFFER EMPTY STATUS DES THE FOLLOWING:	Word length can be changed "on the fly" for variable I-field length. The data byte can contain address, control, or I-field information (never a flag). It is a good practice to reset Tx Underrun/EOM latch in the beginning of the message to avoid a false end-of-frame detection at the receiving and This genurge that when
STATUS MONITORING	• 153 • UP • RE	DES RESELTX INTERMUNT PENDING COMMAND TO THE 280-SIO DATES NS COUNT PEATS THE PROCESS FOR NEXT MESSAGE, ETC.	underrun occurs, CRC is transmitted and underrun interrupt (Tx Underrun/EOM latch active) occurs Note that "Sand
	IF THE • SE • EX • UP • RE	VECTOR INDICATES AN ERROR, THE CPU DOES THE FOLLOWING: NDS ABORT ECUTES ERROR ROUTINE DATES PARAMETERS. MODES, ETC. TURNS FROM INTERRUPT	Abort" can be issued to the SIO in re- sponse to any interrupting continuing to abort the transmission.
	REDEFI	NE INTERRUPT MODES	Terminate gracefully.
TERMINATION	UPDAT	E MODEM CONTROL OUTPUTS	
	DISABL	E TRANSMIT MODE	

Table 8. SDLC Transmit Mode

SDLC Receive

INITIALIZATION

The SDLC Receive mode is initialized by the system with the following parameters: SDLC mode, $\times 1$ clock mode, SDLC polynomial, receive word length, etc. The flag characters must also be loaded in WR7 and the secondary address field loaded in WR6. The receiver is enabled only after all the receive parameters have been set. After all this has been done, the receiver is in the Hunt phase and remains in this phase until the first flag is received. While in the SDLC mode, the receiver never re-enters the Hunt phase, unless specifically instructed to do so by the program. The WR4 parameters must be issued prior to the WR1, WR3, WR5, WR6 and WR7 parameters.

Under program control, the receiver can enter the Address Search mode. If the Address Search bit (WR3, D_{2} set, a character following the flag (first non-flag character) is compared against the programmed address in WR6 and the hardwired global address (11111111). If the SDLC frame address field matches either address, data transfer begins.

Since the Z80-SIO is capable of matching only one address character, extended address field recognition must be done by the CPU. In this case, the Z80-SIO simply transfers the additional address bytes to the CPU as if they were data characters. If the CPU determines that the frame does not have the correct address field, it can set the Hunt bit, and the Z80-SIO suspends reception and searches for a new message headed by a flag. Since the control field of the frame is transparent to the Z80-SIO, it is transferred to the CPU as a data character. Extra zeros inserted in the data stream are automatically deleted; flags are not transferred to the CPU.

DATA TRANSFER AND STATUS MONITORING

After receipt of a valid flag, the assembled characters are transferred to the receive data FIFO. The following four interrupt modes are available to transfer this data and its associated status.

No Interrupts Enabled. This mode is used for purely polled operations or for off-line conditions.

Interrupt On First Character Only. This mode is normally used to start a software polling loop or a Block Transfer instruction using $\overline{WAIT/READY}$ to synchronize the CPU or DMA device to the incoming data rate. In this mode, the Z80-SIO interrupts on the first character and thereafter only interrupts if Special Receive conditions are detected. The mode is reinitialized with the Enable Interrupt On Next Receive Character Command.

e first character received after this command is issued causes an interrupt. If External/Status interrupts are enabled, they may interrupt any time the DCD input changes state. Special Receive conditions such as End Of Frame and Receiver Overrun also cause interrupts. The End Of Frame interrupt can be used to exit the Block Transfer mode.

Interrupt On Every Character. An interrupt is generated whenever the receive FIFO contains a character. Error and Special Receive conditions generate a special vector if Status Affects Vector is selected.

Special Receive Condition Interrupts. The Special Receive Condition interrupt is not, as such, a separate interrupt mode. Before the Special Receive condition can cause an interrupt, either Interrupt On First Receive Character Only or Interrupt On Every Character must be selected. The Special Receive Condition interrupt is caused by a Receive Overrun or End Of Frame detection. Since the Receive Overrun status bit is latched, the error status read reflects an error in the current word in the receive buffer in addition to any errors received since the last Error Reset command. The Receive Overrun status bit can only be reset by the Error Reset command. The End Of Frame status bit indicates that a valid ending flag has been received and that the CRC Error and Residue codes are also valid.

Character length may be changed on the fly. If the address and control bytes are processed as 8-bit characters, the receiver may be switched to a shorter character length during the time that the first information character is being assembled. This change must be made fast enough so it is effective before the number of bits specified for the character length have been assembled. For example, if the change is to be from the 8-bit control field to a 7-bit information field, the change must be made *before* the first seven bits of the I-field are assembled.

SDLC Receive CRC Checking. Control of the receive CRC checker is automatic. It is reset by the leading flag and CRC is calculated up to the final flag. The byte that has the End Of Frame bit set is the byte that contains the result of the CRC check. If the CRC/Framing Error bit is not set, the CRC indicates a valid message. A special check sequence is used for the SDLC check because the transmitted CRC check is inverted. The final check must be 0001110100001111. The 2-byte CRC check characters must be read by the CPU and discarded because the Z80-SIO, while using them for CRC checking, treats them as ordinary data.

SDLC Receive Termination. If enabled, a special vector is generated when the closing flag is received. This signals that the byte with the End Of Frame bit set has been received. In addition to the results of the CRC check, RRI has three bits of Residue code valid at this time. For those cases in which the number of bits in the I-field is not an integral multiple of the character length used, these bits indicate the boundary between the CRC check bits and the I-field bits. For a detailed description of the meaning of these bits, see the description of the residue codes in RRI under "Z80-SIO Programming."

Any frame can be prematurely aborted by an Abort sequence. Aborts are detected if seven or more 1's occur

and cause an External/Status interrupt (if enabled) with the Break/Abort bit in RR0 set. After the Reset External/Status interrupts command has been issued a second interrupt occurs when the continuous 1's condition has been cleared. This can be used to distinguish between the Abort and Idle line conditions.

Unlike the synchronous mode, CRC calculation in SDLC does not have an 8-bit delay since all the charac-

ters are included in CRC calculation. When the second CRC character is loaded into the receive buffer, CRC calculation is complete.

Table 9 shows the typical steps required to implement a half-duplex SDLC receive mode. The complete set of command and status bit definitions is found in the next section.

FUNCTION		TYPICAL PROGRAM STEPS	COMMENTS
	REGISTER:	INFORMATION LOADED:	
	WRO	CHANNEL 2	Reset SiO
	WRO	POINTER 2	
	WR2	INTERRUPT VECTOR	Channel B only
	WR0	POINTER 4	
	WR4	PARITY INFORMATION, SYNC MODE, SDLC MODE, X1 CLOCK MODE	
	WR0	POINTER 5, RESET EXTERNAL/STATUS INTERRUPTS	
	WR5	SDLC-CRC, DATA TERMINAL READY	
	WRO	POINTER 3	
	WR3	RECEIVE CRC ENABLE, ENTER HUNT MODE, AUTO ENABLES, RECEIVE CHARACTER LENGTH, ADDRESS SEARCH MODE	'Auto Enables' enables the receiver to accept data only after $\overline{\text{DCD}}$ becomes active. Address Search Mode enables SIO to match the message address with the programmed address or the global address.
	WR0	POINTER 6	
INITIALIZE	WR6	SECONDARY ADDRESS FIELD	This address is matched against the mes- sage address in an SDLC poll operation.
	WRO	POINTER 7	-
	WR7	SDLC FLAG 01111110	This flag detects the start and end of frame in an SDLC operation.
	WRO	POINTER 1, RESET EXTERNAL/STATUS INTERRUPTS	In this interrupt mode, only the Address
	WR1	STATUS AFFECTS VECTOR, EXTERNAL INTERRUPT ENABLE, RECEIVE INTERRUPT ON FIRST CHARACTER ONLY.	the CPU. All subsequent fields (Control, Information, etc.) are transferred on a DMA basis. Status Affects Vector in Channel B only.
	WRO	POINTER 3. ENABLE INTERRUPT ON NEXT RECEIVE CHARACTER	Used to provide simple loop-back entry point for next transaction.
	WR3	RECEIVE ENABLE, RECEIVE CRC ENABLE, ENTER HUNT MODE. AUTO ENABLES, RECEIVER CHARACTER LENGTH. ADDRESS SEARCH MODE	WR3 reissued to enable receiver.
	EXECU	TE HALT INSTRUCTION OR SOME OTHER PROGRAM	SDLC Receive Mode is fully initialized and SiO is waiting for the opening flag followed by a matching address field to interrupt the CPU.

Table 9. SDLC Receive Mode

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
	WHEN INTERRUPT ON FIRST CHARACTER OCCURS, THE CPU DOES THE FOLLOWING: • TRANSFERS DATA BYTE (ADDRESS BYTE) TO CPU • DETECTS AND SETS APPROPRIATE FLAG FOR EXTENDED ADDRESS FIELD • UPDATES POINTERS AND PARAMETERS • ENABLES DMA CONTROLLER • ENABLES WAIT/READY FUNCTION IN SIO • RETURNS FROM INTERRUPT	During the Hunt phase, the SiO interrupts when the programmed address matches the message address. The CPU estab- lisnes the DMA mode and all subsequent data characters are transferred by the DMA controller to memory.
	WHEN THE READY OUTPUT BECOMES ACTIVE, THE DMA CONTROLLER DOES THE FOLLOWING: • TRANSFERS THE DATA BYTE TO MEMORY • UPDATES THE POINTERS	During the DMA operation, the SIO monitors the DCD input and the Abort sequence in the data stream to interrupt the CPU with External Status error. The Special Receive condition interrupt is caused by Receive Overrun error.
DATA TRANSFER AND STATUS MONITORING	WHEN END OF FRAME INTERRUPT OCCURS, THE CPU DOES THE FOLLOWING: • EXITS DMA MODE (DISABLES WAIT/READY) • TRANSFERS RR1 TO THE CPU • CHECKS THE CRC ERROR BIT STATUS AND RESIDUE CODES • UPDATES NR COUNT • ISSUES 'ERROR RESET' COMMAND TO SIO	Detection of End of Frame (Flag) causes interrupt and ceactivates the Wait/Ready function. Residue codes indicate the bit structure of the last two bytes of the message, which were transferred to memory under DMA. 'Error Reset' is issued to clear the special condition.
\smile	WHEN 'ABORT SEQUENCE DETECTED' INTERRUPT OCCURS. THE CPU DOES THE FOLLOWING: • TRANSFERS RR0 TO THE CPU • EXITS DMA MODE • ISSUES THE RESET EXTERNAL STATUS INTERRUPT COMMAND TO THE SIO • ENTERS THE IDI E MODE	Abort sequence is detected when seven or more 1's are found in the data stream.
•		terminate. Termination clears the Break/ Abort status bit and causes interrupt.
	WHEN THE SECOND ABORT SEQUENCE INTERRUPT OCCURS. THE CPU DOES THE FOLLOWING: • ISSUES THE RESET EXTERNAL STATUS INTERRUPT COMMAND TO THE SIO	At this point, the program proceeds to terminate this message.
TERMINATION	REDEFINE INTERRUPT MODES, SYNC MODE AND SDLC MODES DISABLE RECEIVE MODE	

٠

•

Table 9. SDLC Receive Mode (Continued)

Z80-SIO Programming

To program the Z80-SIO, the system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity are first set, then the interrupt mode and, finally, receiver or transmitter enable. The wR4 parameters must be issued before any other parameters are issued in the initialization routine.

Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input (B/\overline{A}) and the Control/ Data input (C/\overline{D}) are the command structure addressing controls, and are normally controlled by the CPU address bus. Figure 14 illustrates the timing relationships for -ogramming the write registers, and transferring data and status.

ฉีเว	B/Ā	Function
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
1	1	Channel B Commands/Status

Write Registers

The Z80-SIO contains eight registers (WR0-WR7) in each channel that are programmed separately by the system program to configure the functional personality of the children els. With the exception of WR0, programming the write registers requires two bytes. The first byte contains three bits (D_0-D_2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the Z80-SIO.

Note that the programmer has complete freedom, after pointing to the selected register, of either reading to test the read register or writing to initialize the write register. By designing software to initialize the Z80-SIO in a modular and structured fashion, the programmer can use powerful block 1/0 instructions.

WR0 is a special case in that all the basic commands (CMD_0-CMD_2) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits D_0-D_2 to point to WR0.

The basic commands (CMD_0-CMD_2) and the CRC controls (CRC_0, CRC_1) are contained in the first byte of any wright register access. This maintains maximum flexibility and system control. Each channel contains the following control registers. These registers are addressed as commands (not data).

WRITE REGISTER 0

WR0 is the command register; however, it is also used for CRC reset codes and to point to the other registers.

D7	D ₆	D5	D4	D3	D_2	D1	DO	
CRC Reset Code 1	CRC Reset Code 0	CMD 2	CMD 1	CMD 0	PTR 2	PTR 1	PTR 0	

Pointer Bits (D_0-D_2) . Bits D_0-D_2 are pointer bits that determine which other write register the next byte is to be written into or which read register the next byte is to be read from. The first byte written into each channel after a reset (either by a Reset command or by the external reset input) goes into WR0. Following a read or write to any register (except WR0), the pointer will point to WR0.

Command Bits (D_3-D_5) . Three bits, D_3-D_5 , are encoded to issue the seven basic Z80-SIO commands.

	· · · · · · · · · · · · · · · · · · ·			
0	0	0	0	Null Command (no effect)
1	0	0	1	Send Abort (SDLC Mode)
2	0	1	0	Reset External/Status Interrupts
3	0	1	1	Channel Reset
4	1	0	0	Enable Interrupt on next Rx Character
5	1	0	1	Reset Transmitter Inter- rupt Pending
6	1	1	0	Error Reset (latches)
7	1	1	1	Return from Interrupt (Channel A)

Command 0 (Null). The Null command has no effect. Its normal use is to cause the Z80-SIO to do nothing while the pointers are set for the following byte.

Command 1 (Send Abort). This command is used only with the SDLC mode to generate a sequence of eight to thirteen 1's.

Command 2 (Reset External/Status Interrupts). After an External/Status interrupt (a change on a modem line or a break condition, for example), the status bits of RR0 are latched. This command re-enables them and allows interrupts to occur again. Latching the status bits captures short pulses until the CPU has time to read the change.

Command 3 (Channel Reset). This command performs the same function as an External Reset, but only on a single channel. Channel A Reset also resets the interrupt prioritization logic. All control registers for the channel must be rewritten after a Channel Reset command.

WRITE REGISTER 0

07 | D6 | D5 | D4 | D3 | D2 D1 DO REGISTER 0 REGISTER 1 REGISTER 2 REGISTER 3 REGISTER 4 ۵ ٥ 0 0 0 01 ŏ 1 0 8 REGISTER 5 REGISTER 6 Ô 0 1 i REGISTER 7 NULL CODE SENO ABORT (SDLC) RESET EXT/STATUS INTERRUPTS CHANNEL RESET ENABLE INT ON NEXT RX CHARAGTER RESET TXINT PENDING ERROR RESET RETURN FROM INT (CH-A ONLY) ٥ n Q ŏ ŏ 1 ۵ Ō 10 0 1 ۵ ò 1 1 1 NULL CODE Reset Rx CRC CHECKER Reset Tx CRC GENERATOR Reset Tx UNDERRUN/EOM LATCH 0 0 Õ 0 1

WRITE REGISTER 4



125

WRITE REGISTER 1



WRITE REGISTER 2 (CHANNEL B ONLY)



WRITER REGISTER 3

•



WRITE REGISTER 5



WRITE REGISTER 6



-ALSO SDLC ADDRESS FIELD

WRITE REGISTER 7



*FOR SDLC IT MUST BE PROGRAMMED TO "01111110" FOR FLAG RECOGNITION

Figure 9. Write Register Bit Functions

After a Channel Reset, four extra system clock cycles stand be allowed for Z80-SIO reset time before any actional commands or controls are written into that channel. This can normally be the time used by the CPU to fetch the next op code.

Command 4 (Enable Interrupt On Next Receive Character). If the Interrupt On First Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the Z80-SIO for the next message.

Command 5 (Reset Transmitter Interrupt Pending). The transmitter interrupts when the transmit buffer becomes empty if the Transmit Interrupt Enable mode is selected. In those cases where there are no more characters to be sent (at the end of message, for example), issuing this command prevents further transmitter interrupts until after the next character has been loaded into the transmit buffer or until CRC has been completely sent.

Command 6 (Error Reset). This command resets the er latches. Parity and Overrun errors are latched in RRI until they are reset with this command. With this scheme, parity errors occurring in block transfers can be examined at the end of the block.

Command 7 (Return From Interrupt). This command must be issued in Channel A and is interpreted by the Z80-SIO in exactly the same way it would interpret an RETI command on the data bus. It resets the interruptunder-service latch of the highest-priority internal device under service and thus allows lower priority devices to interrupt via the daisy chain. This command allows use of the internal daisy chain even in systems with no external daisy chain or RETI command.

CRC Reset Codes 0 and 1 (D_6 and D_7). Together, these bits select one of the three following reset commands:

CRC Reset 1 de 1	CRC Reset Code 0	
	0	Null Code (no affect)
0	1	Reset Receive CRC Checker -
1	0	Reset Transmit CRC Generator
1	1	Reset Tx Underrun/End Of Message latch

The Reset Transmit CRC Generator command normally initializes the CRC generator to all 0's. If the SDLC mode is selected, this command initializes the CRC generator to all 1's. The Receive CRC checker is also initialized to all 1's for the SDLC mode.

WRITE REGISTER 1

WR1 contains the control bits for the various interrupt and Wait/Ready modes.

D7	D6	D ₅	D4
ait/Ready Enable	Wait Or Ready Function	Wait/Ready On Receive/ Transmit	Receive Interrupt Mode 1

D3	D ₂	D ₁	D ₀
Receive	Status	Transmit	External
Interrupt	Affects	Interrupt	Interrupts
Mode 0	Vector	Enable	Enable

External/Status Interrupt Enable (D₀). The External/ Status Interrupt Enable allows interrupts to occur as a result of transitions on the \overline{DCD} , \overline{CTS} or \overline{SYNC} inputs, as a result of a Break/Abort detection and termination, or at the beginning of CRC or sync character transmission when the Transmit Underrun/EOM latch becomes set.

Transmitter Interrupt Enable (D_1) . If enabled, interrupts occur whenever the transmitter buffer becomes empty.

Status Affects Vector (D_2) . This bit is active in Channel B only. If this bit is not set, the fixed vector programmed in wR2 is returned from an interrupt acknowledge sequence. If this bit is set, the vector returned from an interrupt acknowledge is variable according to the following interrupt conditions:

V₃ V₂ V₁

 • 3	• 4	• 1	
0	0	0	Ch B Transmit Buffer Empty
0	0	1	Ch B External/Status Change
0	1	0	Ch B Receive Character Available
0	1	1	Ch B Special Receive Condition*
1	0	0	Ch A Transmit Buffer Empty
1	0	1	Ch A External/Status Change
1	1	0	Ch A Receive Character Available
1	1	1	Ch A Special Receive Condition*

Receive Interrupt Modes 0 and 1 (D_3 and D_4). Together these two bits specify the various character-available conditions. In Receive Interrupt modes 1, 2 and 3, a Special Receive Condition can cause an interrupt and modify the interrupt vector.

D4 Receive Interrupt Mode 1	D ₃ Receive Interrupt Mode 0	
0	0	0. Receive Interrupts Disabled
0	1	1. Receive Interrupt On First Character Only
1	0	2. Interrupt On All Receive Characters— parity error is a Special Receive condition
1	1	3. Interrupt On All Receive Characters— parity error is not a Special Receive condition

Wait/Ready Function Selection (D_5-D_7). The Wait and Ready functions are selected by controlling D_5 , D_6 , and D_7 . Wait/Ready function is enabled by setting Wait/ Ready Enable (WR1, D_7) to 1. The Ready function is selected by setting D_6 (Wait/Ready function) to 1. If this bit is 1, the WAIT/READY output switches from High to Low when the Z80-SIO is ready to transfer data. The Wait function is selected by setting D_6 to 0. If this bit is 0, the $\overline{WAIT/READY}$ output is in the open-drain state and goes Low when active.

Both the Wait and Ready functions can be used in either the Transmit or Receive modes, but not both simultaneously. If D_5 (Wait/Ready on Receive/Transmit) is set to 1, the Wait/Ready function responds to the condition of the receive buffer (empty or full). If D_5 is set to 0, the Wait/Ready function responds to the condition of the transmit buffer (empty or full).

The logic states of the $\overline{WAIT/READY}$ output when active or inactive depend on the combination of modes selected. Following is a summary of these combinations:

	IT D	7 = 0			
	And $D_6 = 1$	And $D_6 = 0$			
	READY is High	WAIT is floating			
	If D ₇	7 = 1			
	And $D_5 = 0$		And $D_5 = 1$		
READY	Is High when transmit buffer is full.	READY	Is High when receive buffer is empty.		
WAIT	Is Low when transmit buffer is full and an SIO data port is selected.	WAIT	Is Low when receive buffer is empty and an SIO data port is selected.		
READY	Is Low when transmit buffer is empty.	READY	Is Low when receive buffer is full.		
WAIT	is floating when transmit buffer is empty.	WAIT	Is floating when receive buffer is full.		

The WAIT output High-to-Low transition occurs with the delay time $t_DIC(WR)$ after the I/O request. The Lowto-High transition occurs with the delay $t_DH\phi(WR)$ from the falling edge of ϕ . The READY output High-to-Low transition occurs with the delay $t_DL\phi(WR)$ from the rising edge of ϕ . The READY output Low-to-High transition occurs with the delay $t_DIC(WR)$ after IORQ falls.

The Ready function can occur any time the Z80-SIO is not selected. When the READY output becomes active (Low), the DMA controller issues $\overline{10RQ}$ and the corresponding B/\overline{A} and C/\overline{D} inputs to the Z80-SIO to transfer data. The READY output becomes inactive as soon as $\overline{10RQ}$ and \overline{CS} become active. Since the Ready function can occur internally in the Z80-SIO whether it is addressed or not, the READY output becomes inactive when any CPU data or command transfer takes place. This does not cause problems because the DMA controller is not enabled when the CPU transfer takes place.

The Wait function—on the other hand—is active only if the CPU attempts to read Z80-SIO data that has not yet been received, which occurs frequently when block transfer instructions are used. The Wait function can also become active (under program control) if the CPU tries to write data while the transmit buffer is still full. The fact that the WAIT output for either channel can become active when the opposite channel is addressed (because the Z80-SIO is addressed) does not affect operation of software loops or block move instructions.

WRITE REGISTER 2

WR2 is the interrupt vector register; it exists in Channel B only. V_4-V_7 and V_0 are always returned exactly as written; V_1-V_3 are returned as written if the Status Affects Vector (WR1, D₂) control bit is 0. If this bit is 1, they are modified as explained in the previous section.

D7	D ₆	D <u>5</u>	D4	- D3	D ₂	D1	D ₀	
٧7	V6	V5	٧4	٧3	V ₂	۷1	٧o	

WRITE REGISTER 3

WR3 contains receiver logic control bits and parameters.

D7	D ₆	D5	D4
Receiver	Receiver	Auto	Enter
Bits/	Bits/	Enables	Hunt
Char 1	Char 0		Phase
D3	D ₂	D1	Do
Receiver	Address	Sync Char	Receiver
CRC	Search	Load	Enable
Enable	Mode	Inhibit	

Receiver Enable (D₀). A 1 programmed into this bit allows receive operations to begin. This bit should be set only after all other receive parameters are set and receiver is completely initialized.

Sync Character Load Inhibit (D_1) . Sync characters preceding the message (leading sync characters) are not loaded into the receive buffers if this option is selected. Because CRC calculations are not stopped by sync character stripping, this feature should be enabled only at the beginning of the message.

Address Search Mode (D_2). If SDLC is selected, setting this mode causes messages with addresses not matching the programmed address in WR6 or the global (1111111) address to be rejected. In other words, no receive interrupts can occur in the Address Search mode unless there is an address match.

Receiver CRC Enable (D₃). If this bit is set, CRC calculation starts (or restarts) at the beginning of the last character transferred from the receive shift register to the buffer stack, regardless of the number of characters in the stack. See "SDLC Receive CRC Checking" (SDLC Receive section) and "CRC Error Checking" (Synchronous Receive section) for details regarding when this bit should be set.

Enter Hunt Phase (D_4) . The Z80-SIO automatically enters the Hunt phase after a reset; however, it can be re-entered if character synchronization is lost for any reason (Synchronous mode) or if the contents of an incoming message are not needed (SDLC mode). The Hunt phase is re-entered by writing a 1 into bit D_4 . This sets the Sync/Hunt bit (D_4) in RR0. Auto Enables (D₅). If this mode is selected, \overrightarrow{DCD} and \overrightarrow{CT} ecome the receiver and transmitter enables, respectivery. If this bit is not set, \overrightarrow{DCD} and \overrightarrow{CTS} are simply inputs to their corresponding status bits in RR0.

Receiver Bits/Characters 1 and 0 (D_7 and D_6). Together, these bits determine the number of serial receive bits assembled to form a character. Both bits may be changed during the time that a character is being assembled, but they must be changed before the number of bits currently programmed is reached.

 D7	D ₆	Bits/Character	
 0	0	5	
0	1	7	
1	0	6	
1	1	8	

WRITE REGISTER 4

WR_contains the control bits that affect both the receiver and transmitter. In the transmit and receive initialization routine, these bits should be set before issuing WR1, WR3, WR5, WR6, and WR7.

D7	D ₆	D5	D4	D3	D ₂	D1	D ₀
Clock	Clock	Sync	Sync	Stop	Stop	Parity	Parity
Rate	Rate	Modes	Modes	Bits	Bits	Even/	
1	0	1	0	1	0	Odd	

Parity (D_0). If this bit is set, an additional bit position (in addition to those specified in the bits/character control) is added to transmitted data and is expected in receive data. In the Receive mode, the parity bit received is transferred to the CPU as part of the character, unless 8 bits/character is selected.

Parity Even/Odd (D₁). If parity is specified, this bit determines whether it is sent and checked as even or odd (1 - ven).

Stop Bits 0 and 1 (D_2 and D_3). These bits determine the number of stop bits added to each asynchronous character sent. The receiver always checks for one stop bit. A special mode (00) signifies that a synchronous mode is to be selected.

D ₃ Stop Bits 1	D ₂ Stop Bits 0	
0	0	Sync modes
0	1	1 stop bit per character
1	0	11/2 stop bits per character
1	1	2 stop bits per character

Sync Modes 0 and 1 (D_4 and D_5). These bits select the various options for character synchronization.

Sync Mode 1	Sync Mode 0	
)	0	8-bit programmed sync
Ŷ	1	16-bit programmed sync
1	0	SDLC mode (01111110 flag pattern)
1	1	External Sync mode

Clock Rate 0 and 1 (D_6 and D_7). These bits specify the multiplier between the clock (\overline{TxC} and \overline{RxC}) and data rates. For synchronous modes, the $\times 1$ clock rate must be specified. Any rate may be specified for asynchronous modes; however, the same rate must be used for both the receiver and transmitter. The system clock in all modes must be at least 4.5 times the data rate. If the $\times 1$ clock rate is selected, bit synchronization must be accomplished externally.

Clock Rate 1	Clock Rate 0
--------------	--------------

0	0	Data Rate x 1 = Clock Rate
0	1	Data Rate \times 16 = Clock Rate
1	0	Data Rate x 32 = Clock Rate
1	1	Data Rate × 64 = Clock Rate

WRITE REGISTER 5

WR5 contains control bits that affect the operation of transmitter, with the exception of D_2 , which affects the transmitter and receiver.

D7	D ₆	D5	D4	D3	D ₂	D1	Do
DTR	Tx Bits/ Char 1	Tx Bits/ Char 0	Send Break	Tx Enable	C <u>RC-16</u> / SDLC	RTS	Tx CRC Enable

Transmit CRC Enable (D_0) . This bit determines if CRC is calculated on a particular transmit character. If it is set at the time the character is loaded from the transmit buffer into the transmit shift register, CRC is calculated on the character. CRC is not automatically sent unless this bit is set when the Transmit Underrun condition exists.

Request To Send (D_1) . This is the control bit for the RTS pin. When the RTS bit is set, the RTS pin goes Low; when reset, RTS goes High. In the Asynchronous mode, RTS goes High only after all the bits of the character are transmitted and the transmitter buffer is empty. In Synchronous modes, the pin directly follows the state of the bit.

CRC-16/SDLC (D₂). This bit selects the CRC polynomial used by both the transmitter and receiver. When set, the CRC-16 polynomial $(X^{16} + X^{15} + X^2 + 1)$ is used; when reset the SDLC polynomial $(X^{16} + X^{12} + X^5 + 1)$ is used. If the SDLC mode is selected, the CRC generator and checker are preset to all 1's and a special check sequence is used. The SDLC CRC polnomial must be selected when the SDLC mode is selected. If the SDLC mode is not selected, the CRC generator and checker are preset to all 0's (for both polynomials).

Transmit Enable (D₃). Data is not transmitted until this bit is set, and the Transmit Data output is held marking. Data or sync characters in the process of being transmitted are completely sent if this bit is reset after transmission has started. If the transmitter is disabled during the transmission of a CRC character, sync or flag characters are sent instead of CRC.

Send Break (D_4) . When set, this bit immediately forces the Transmit Data output to the spacing condition, regardless of any data being transmitted. When reset, TxD returns to marking.

Transmit Bits/Characters 0 and 1 (D_5 and D_6). Together, D_6 and D_5 control the number of bits in each byte transferred to the transmit buffer.

D ₆ Transmit Bits/ Character 1	D5 Transmit Bits/ Character 0	Bits/Character		
0	0	Five or less		
0	1	7		
1	0	6		
1	1	8		

Bits to be sent must be right justified, leastsignificant bits first. The Five Or Less mode allows transmission of one to five bits per character; however, the CPU should format the data character as shown in the following table.

D7 D6 D5 D4 D3 D2 D1 D0

1 1 1 1	1 1 1 0	1 1 0 0	1 0 0 0	0 0 0 D	0 0 0 0	0 0 0 0		Sends one data bit Sends two data bits Sends three data bits Sends four data bits
0	0	0	D	D	D	D	D	Sends five data bits

Data Terminal Ready (D_7).. This is the control bit for the DTR pin. When set, DTR is active (Low); when reset, DTR is inactive (High).

WRITE REGISTER 6

This register is programmed to contain the transmit sync character in the Monosync mode, the first eight bits of a 16-bit sync character in the Bisync mode, or a transmit sync character in the External Sync mode. In the SDLC mode, it is programmed to contain the secondary address field used to compare against the address field of the SDLC frame.

D7	D ₆	D5	D4	D3	D ₂	D1	Do
Sync 7	Sync 6	Sync 5	Sync.4	Sync 3	Sync 2	Sync 1	Sync 0

WRITE REGISTER 7

This register is programmed to contain the receive sync character in the Monosync mode, a second byte (last eight bits) of a 16-bit sync character in the Bisync mode, or a flag character (01111110) in the SDLC mode. WR7 is not used in the External Sync mode.

D7	D ₆	D5	D4	D3	D ₂	D ₁	DO
Sync 15	Sync 14	Sync 13	Sync 12	Sync 11	Sync 10	Sync 9	Sync 8

Read Registers

The Z80-SIO contains three registers, RR0-RR2 (Figure 10), that can be read to obtain the status information for each channel (except for RR2—Channel B only). The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

READ REGISTER 0

This register contains the status of the receive and transmit buffers; the \overline{DCD} , \overline{CTS} and \overline{SYNC} inputs; the Transmit Underrun/EOM latch; and the Break/Abort latch.

D7	D ₆	D5	D4	D3	D ₂	D ₁	Do
Break/ Abort	Trans- mit Under- run/ EOM	CTS	Sync/ Hunt	DCD	Trans- mit Buffer Empty	Inter- rupt Pend- ing (Ch. A only)	Receive Charac- ter Avail- able

Receive Character Available (D_0). This bit is set when at least one character is available in the receive buffer; it ℓ' is reset when the receive FIFO is completely empty.

Interrupt Pending (D_1). Any interrupting condition in the Z80-SIO causes this bit to be set; however, it is readable only in Channel A. This bit is mainly used in applications that do not have vectored interrupts available. During the interrupt service routine in these applications, this bit indicates if any interrupt conditions are present in the Z80-SIO. This eliminates the need for analyzing all the bits of RR0 in both Channels A and B. Bit D_1 is reset when all the interrupting conditions are satisfied. This bit is always 0 in Channel B.

Transmit Buffer Empty (D_2) . This bit is set whenever the transmit buffer becomes empty, except when a CRC character is being sent in a synchronous or SDLC mode. The bit is reset when a character is loaded into the transmit buffer. This bit is in the set condition after a reset.

Data Carrier Detect (D_3) . The DCD bit shows the state of the DCD input at the time of the last change of any of the five External/Status bits (DCD, CTS, Sync/Hunt, Break/Abort or Transmit Underrun/EOM). Any transition of the DCD input causes the DCD bit to be latched and causes an External/Status interrupt. To read the c ent state of the DCD bit, this bit must be read immediately following a Reset External/Status Interrupt command.

Sync/Hunt (D_4). Since this bit is controlled differently in the Asynchronous, Synchronous and SDLC modes, its operation is somewhat more complex than that of the other bits and therefore requires more explanation.

In asynchronous modes, the operation of this bit is similar to the DCD status bit, except that Sync/Hunt shows the state of the \overline{SYNC} input. Any High-to-Low transition on the \overline{SYNC} pin sets this bit and causes an External/Status interrupt (if enabled). The Reset External/ Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/ Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the \overline{SYNC} pin at the time of the change. This bit must be re⁻¹ immediately following a Reset External/Status Inte_pt command to read the current state of the \overline{SYNC} input.

In the External Sync mode, the Sync/Hunt bit operates in a fashion similar to the Asynchronous mode, except the Enter Hunt Mode control bit enables the external sync detection logic. When the External Sync Mode and Enter Hunt Mode bits are set (for example, when the receiver is enabled following a reset), the SYNC input must be held High by the external logic until external character synchronization is achieved. A High at the SYNC input holds the Sync/Hunt status bit in the reset condition.

When external synchronization is achieved, \overline{SYNC} must be driven Low on the second rising edge of \overline{RxC} after that rising edge of \overline{RxC} on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. O_______SYNC is forced Low, it is a good practice to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. Refer to Figure 18 for timing details. The Highto-Low transition of the SYNC input sets the Sync/Hunt bit, which—in turn—sets the External/Status interrupt. The CPU must clear the interrupt by issuing the Reset External/Status Interrupt command.

When the \overline{SYNC} input goes High again, another External/Status interrupt is generated that must also be cleared. The Enter Hunt Mode control bit is set whenever character synchronization is lost or the end of message is detected. In this case, the Z80-SIO again looks for a High-to-Low transition on the \overline{SYNC} input and the operation repeats as explained previously. This implies the CPU should also inform the external logic that character synchronization has been lost and that the Z80-SIO is waiting for \overline{SYNC} to become active.

the Monosync and Bisync Receive modes, the Sync/Hunt status bit is initially set to 1 by the Enter Hunt Mode bit. The Sync/Hunt bit is reset when the Z80-SIO establishes character synchronization. The

READ REGISTER 0



READ REGISTER 1 †



TUSED WITH SPECIAL RECEIVE CONDITION MODE





Figure 10. Read Register Bit Functions

High-to-Low transition of the Sync/Hunt bit causes an External/Status interrupt that must be cleared by the CPU issuing the Reset External/Status Interrupt command. This enables the Z80-SIO to detect the next transition of other External/Status bits.

When the CPU detects the end of message or that character synchronization is lost, it sets the Enter Hunt Mode control bit, which—in turn—sets the Sync/Hunt bit to 1. The Low-to-High transition of the Sync/Hunt bit sets the External/Status interrupt, which must also be cleared by the Reset External/Status Interrupt command. Note that the SYNC pin acts as an output in this mode and goes Low every time a sync pattern is detected in the data stream.

In the SDLC mode, the Sync/Hunt bit is initially set by the Enter Hunt mode bit, or when the receiver is disabled. In any case, it is reset to 0 when the opening flag of the first frame is detected by the Z80-SIO. The External/Status interrupt is also generated, and should be handled as discussed previously.

Unlike the Monosync and Bisync modes, once the Sync/Hunt bit is reset in the SDLC mode, it does not need to be set when the end of message is detected. The Z80-SIO automatically maintains synchronization. The only way the Sync/Hunt bit can be set again is by the Enter Hunt Mode bit, or by disabling the receiver.

Clear To Send (D₅). This bit is similar to the DCD bit, except that it shows the inverted state of the $\overline{\text{CTS}}$ pin.

Transmit Underrun/End Of Message (D₆). This bit is in a set condition following a reset (internal or external). The only command that can reset this bit is the Reset Transmit Underrun/EOM Latch command (WRO, D₆ and D₇). When the Transmit Underrun condition occurs, this bit is set; its becoming set causes the External/ Status interrupt, which must be reset by issuing the Reset External/Status Interrupt command bits (WRO). This status bit plays an important role in conjunction with other control bits in controlling a transmit operation. Refer to "Bisync Transmit Underrun" and "SDLC Transmit Underrun" for additional details.

Break/Abort (D7). In the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when Break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, CMD_2) to the break detection logic so the Break sequence termination can be recognized.

The Break/Abort bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.

In the SDLC Receive mode, this status bit is set by the detection of an Abort sequence (seven or more 1's). The External/Status interrupt is handled the same way as in the case of a Break. The Break/Abort bit is not used in the Synchronous Receive mode.

READ REGISTER 1

This register contains the Special Receive condition status bits and Residue codes for the I-field in the SDLC Receive Mode.

D7	D ₆	D5	D4	D3	D ₂	D1	Do
End Of Frame (SDLC)	CRC/ Framing Error	Receiver Overrun Error	Parity Error	Residue Code 2	Residue Code 1	Residue Code 0	All Sent

All Sent (D_0) . In asynchronous modes, this bit is set when all the characters have completely cleared the transmitter. Transitions of this bit do not cause interrupts. It is always set in synchronous modes.

Residue Codes 0, 1 and 2 (D_1-D_3). In those cases of the SDLC receive mode where the I-field is not an integral multiple of the character length, these three bits indicate the length of the I-field. These codes are meaningful only for the transfer in which the End Of Frame bit is set (SDLC). For a receive character length of eight bits per character, the codes signify the following:

Residue Code 2	Residue Code 1	Residue Code 0	l-Field Bits In Previous Byte	I-Field Bits In Second Previous Byte
1	0	0	0	3
0	1	0	0	4
1	1	0	0	5
0	0	1	0	6
1	0	1	0	7
0	1	1	0	8
1	1	1	1	8
0	0	0	2	8
	I-Field bits	are right-j	ustified in all	cases.

If a receive character length different from eight bits is used for the I-field, a table similar to the previous one may be constructed for each different character length. For no residue (that is, the last character boundary coincides with the boundary of the I-field and CRC field), the Residue codes are:

Bits per Character	Residue Code 2	Residue Code 1	Residue Code 0	
8 Bits per Character	0	1	1	-
7 Bits per Character	0	0	0	
6 Bits per Character	0	1	0	
5 Bits per Character	0	0	1	

Parity Error (D_4). When parity is enabled, this bit is set for those characters whose parity does not match the programmed sense (even/odd). The bit is latched, so once an error occurs, it remains set until the Error Reset command (WR0) is given.

Receive Overrun Error (D_5) . This bit indicates that more than three characters have been received without a read from the CPU. Only the character that has been written over is flagged with this error, but when this character is read, the error condition is latched until reset by the Error Reset command. If Status Affects Vector is enabled, the character that has been overrun interrupts with a Special Receive Condition vector.

CRC/Framing Error (D_6). If a Framing Error occurs (asynchronous modes), this bit is set (and not latched) for the receive character in which the Framing Error occurred. Detection of a Framing Error adds an additional one-half of a bit time to the character time so the Framing Error is not interpreted as a new start bit. In sy bronous and SDLC modes, this bit indicates the resent of comparing the CRC checker to the appropriate check value. This bit is reset by issuing an Error Reset command. The bit is not latched, so it is always updated when the next character is received. When used for CRC error and status in synchronous modes, it is usually set since most bit combinations result in a non-zero CRC except for a correctly completed message. End Of Frame (D_7). This bit is used only with the SDLC mode and indicates that a valid ending flag has been received and that the CRC Error and Residue codes are also valid. This bit can be reset by issuing the Error Reset command. It is also updated by the first character of the following frame.

READ REGISTER 2 (Ch. B Only)

This register contains the interrupt vector written into WR2 if the Status Affects Vector control bit is not set. If the control bit is set, it contains the modified vector shown in the Status Affects Vector paragraph of the Write Register 1 section. When this register is read, the vector returned is modified by the highest priority interrupting condition at the time of the read. If no interrupts are pending, the vector is modified with $V_3=0$, $V_2=1$ and $V_1=1$. This register may be read only through Channel B.

D7	D ₆	D5	D4	D3	D ₂	D ₁	DO	
۷7	v ₆	V5	V4	V3 Varia Affe	V ₂ able if S cts Vec enabled	V ₁ Status tor is	V ₀	_

Applications

The flexibility and versatility of the Z80-SIO make it useful for numerous applications, a few of which are included here. These examples show several applications that combine the Z80-SIO with other members of the Z80 family.

Figure 11 shows simple processor-to-processor communication over a direct line. Both remote processors in this system can communicate to the Z80-CPU with different protocols and data rates. Depending on the complexity of the application, other Z80 peripheral circuits (Z80-CTC, for example) may be required. The unused channel of the Z80-SIO can be used to control other peripherals or they can be connected to other remote processors.

_____ure 12 illustrates how both channels of a single Z80-SIO are used with modems that have primary and secondary, or reverse channel options. Alternatively, two modems without these options can be connected to the Z80-SIO. A suitable baud-rate generator (Z80-CTC) must be used for asynchronous modems.

Figure 13 shows the Z80-SIO in a data concentrator, a relatively complex application that uses two Z80-SIOs to perform a variety of functions. The data concentrator can be used to collect data from many terminals over low-speed lines and transmit it over a single highspeed line after editing and reformatting.

The Z80-DMA controller circuit is used with Z80-SIO #2 to transmit the reformatted data at high speed with the required protocol. The high-speed modem provides the transmit clock for this channel. The Z80-CTC counter-timer circuit supplies the transmit and receive clocks for the low-speed lines and is also used as a time-out counter for various functions.

Z80-SIO #1 controls local or remote terminals. A single intelligent terminal is shown within the dashed lines. The terminal employs a Z80-SIO to communicate to the data concentrator on one channel while providing the interface to a line printer over its second channel. The intelligent terminal shown could be designed to operate interactively with the operator.

Depending on the software and hardware capabilities built into this system, the data concentrator can employ store-and-forward or hold-and-forward methods for regulating information traffic between slow terminals and the high-speed remote processor. If the high-speed channel is provided with a dial-out option, the channel can be connected to a number of remote processors over a switched line.



Figure 11. Synchronous/Asynchronous Processor-to-Processor Communcation (Direct Wire to Two Remote Locations)






Figure 13. Data Concentrator

READ CYCLE

The timing signals generated by a Z80-CPU input instruction to read a Data or Status byte from the Z80-SIO are illustrated in Figure 14a.



WRITE CYCLE

Figure 14b illustrates the timing and data signals generated by a Z80-CPU output instruction to write a Data or Control byte into the Z80-SIO.



Figure 14a. Read Cycle

INTERRUPT ACKNOWLEDGE CYCLE

After receiving an Interrupt Request signal (\overline{INT} pulled Low), the Z80-CPU sends an Interrupt Acknowledge signal ($\overline{M1}$ and \overline{IORQ} both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The IEI of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service, IEO=IEI. Any peripheral that does have an interrupt pending or under service forces its IEO Low.

) insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while \overline{MI} is Low. When \overline{IORQ} is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.





Figure 14b. Write Cycle

RETURN FROM INTERRUPT CYCLE

Normally, the Z80-CPU issues a RETI (RETurn from Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI High and an IEO Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.



Figure 14d. Return from Interrupt Cycle

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to Zilog Application Note 03-0041-01 (*The Z80 Family Program Interrupt Structure*).

DAISY CHAIN INTERRUPT NESTING

Figure 15 illustrates the daisy chain configuration of interrupt circuits and their behavior with nested interrupts (an interrupt that is interrupted by another with a higher priority). Each box in the illustration could be a separate external Z80 peripheral circuit with a user-defined order of interrupt priorities. However, a similar daisy chain structure also exists inside the Z80-SIO, which has six interrupt levels with a fixed order of priorities.

The case illustrated occurs when the transmitter of Channel B interrupts and is granted service. While this interrupt is being serviced, it is interrupted by a higher priority interrupt from Channel A. The second interrupt is serviced and—upon completion—a RETI instruction is executed or a RETI command is written into the Z80-SIO, resetting the interrupt-under-service latch of the Channel A interrupt. At this time, the service routine for Channel B is resumed. When it is completed, another RETI instruction is executed to complete the interrupt service.



Figure 15. Typical Interrupt Sequence



			Z 30	-510	Z80/	A-510	
Signal	Symbol	Perameter	Min	Мах	Min	Max	Unit
	تح(ه)	Clock Penod	400	4000	250	4000	ns
	(طط)بيبا	Clock Pulse Width, clock HIGH	170	2000	105	2000	ns
Ó	tw(col.)	Clock Pulse Width, clock LOW	170	2000	105	2000	ns
	t., te	Clock Rise and Fatl Times	0	30	0	30	- ns
	L _a	Any Unspecified Hold Time for setup times specified below	0		0		ns
CE. BIA C.D. IORO	د _{غو} (CS)	Control Signal Setup Time to nsing edge of & during Read or Write Cycle	160		145		ns
	t _{oe} (D)	Data Output Delay from rising edge of ϕ during Read Cycle		240		220	ns
	t _{te} (D)	Data Setup Time to nsing edge of a during Write or M1 Cycle	50		50		ns
Ug-U7	t _{or} (D)	Data Output Delay from falling edge of IORQ during INTA Cycle		340		160	ns
	te(D)	Delay to Floating Bus (output buffer disable time)		230		110	ns
IEI	t _s (IEI)	IEI Setup Time to falling edge of IORQ during INTA Cycle	200		140	_	ns
	t _{ow} (IO)	IEO Delay Time from rising edge of IEI (after 'ED' decode)		150		100	ns
IEO	tor (IO)	IEO Delay Time from falling edge of IEI		150		100	ns
	tom(IO)	IEO Delay Time from falling edge of M1 (interrupt occurring just phor to M1)		300		190	ns
M1	t _{s⊕} (M1)	M1 Setup Time to nsing edge of a during INTA or M1 Cycle	210		90		ns
RD	t _{se} (RD)	RD Setup Time to nsing edge of & during Read or M1 Cycle	240		115		ns

"If WAIT from the SIO is to be used, CE, IORQ, CD and MI must be valid for as long as the Wait condition is to persist.



NOTES:

1. The SYNC input must be driven Low on the rising edge of RxC delayed two complete clock cycles from the last bit of the sync character. 2. Data character assembly begins on the next Receive Clock cycle after the last bit of the sync character is received.

			Z80	-510	Z30	A-SiO	
Signal	Symbol	Parameter		Max	Min	Max	Unit
INT	ю ⊷ (П) t _{отх} (П)	INT Delay Time from using edge of RxC INT Delay Time from transition of Xmit Data Bit	10 5	13 9	10 5	13 9	¢ penods ¢ penods
CTSA. CTSB.	tw(PH)	Minimum HIGH Pulse Width for latching state	200		200		ns
DCDA. DCDB. SYNCA, SYNCB	t _w (P <u>L)</u>	Minimum LOW Pulse Width for latching state into register and generating interrupt	200		200		ns
	t _{or} (SY)	Sync Pulse Delay Time from rising edge of FixC.	4	7	4	7	d periods
SYNCA, SYNCB	torec(SY)	Sync Pulse Delay Time from rising edge of AxC External Sync Mode		100		100	ns
	t _c (TxC)	Transmit Clock Penod	400	x	400	x	ns
TXCA, TXCB	t _w (TCH) t _w (TCL)	Transmit Clock Pulse Width, clock HIGH Transmit Clock Pulse Width, clock LOW	180 180	1	180 180	. I I	ns ns
TxDA. TxDB+	t _o (TxD)	TxD Output Delay from falling Edge of TxC (x1 Clock Mode)		400		300	ns
	Le(RxC)	Receive Clock Period	400	x	400	x	ns
HXCA. HXCB	tw(RCH) tw(RCL)	Receive Clock Pulse Width, clock HIGH Receive Clock Pulse Width, clock LOW	180 180	x x	180 180	x x	ns ns
RxDA. RxDB+	t _s (RxC) L(RxC)	Setup Time to rising edge of RxC, x1 mode Hold Time from rising edge of RxC, x1 mode	0 140		0 140		ns ns

⁺In all modes, the system clock (ϕ) rate must be at least 4.5 times the maximum data rate. RESET must be active a minimum of one complete ϕ cycle.



			230	-\$10	280/	-510	
Signal	Symbol	Parameter	Min	Max	Min	Mez	Unit
INT	(۱۳)هي:	INT Delay Time from rising edge of the		200		200	ns
	GiC(W/R)	WAIT/READY Delay Time from KORQ or CE in		180		130	ns
	‰H¢(W/R)	WAIT:READY Delay Time from tailing edge of ϕ .		150		130	ns
WAIT/READY	t _o Ax(₩/R)	WAIT/READY Delay Time from rising edge of RxC	10	13	10	13	é penods
	l _o Tx(W/R)	WAIT/READY Delay Time from center of Transmit	5	9	5	9	é penode
	loL¢(W/R)	WAIT/READY Delay Time from nsing edge of 6. WAIT/READY LOW, Ready Mode		120		120	ns

DC Characteristics

 $T_A=0\,^\circ C$ to 70 $^\circ C,~V_{CC}=$ + 5V, $\pm\,5\,\%$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	- 0.3	+ 0.45	v	
Vinc	Clock Input High Voltage	V _{CC} - 0.6	+ 5.5	v	
٧,٢	Input Low Voltage	- 0.3	+ 0.8	v	
VIH	Input High Voltage	+ 2.0	+ 5.5	v	
VOL	Output Low Voltage		+ 0.4	v	i _{OL} = 2.0 mA
VOH	Output High Voltage	+ 2.4		v	l _{он} = - 250 иА
۱ _U	Input Leakage Current	- 10	+ 10	۸	$0 \leq V_{\rm IN} \leq V_{\rm CC}$
1 _Z	3-State Output/Data Bus Input Leakage Current	- 10	+ 10	هير	$0 \leq V_{\rm IN} \leq V_{\rm CC}$
lusn	SYNC Pin Leakage Current	- 40	+ 10	A ن	
lcc	Power Supply Current		100	mA	

Capacitance $T_A = 25$ °C, f = 1 MHz

Symbol	Parameter	Min.	Max.	Unit	Test Condition
c	Clock Capacitance		40	DF	Unmeasured
CIN	Input Capacitance		5	pF	pins returned
COUT	Output Capacitance		10	pF	to ground



 $C_L\!=\!50$ pF. Increase delay by 10 ns for each 50 pF increase in $C_L,$ up to 200 pF maximum.

Package Configurations



Package Outlines



40-Pin Plastic

40-Pin Ceramic

Ordering Information

C — Ceramic P — Plastic S — Standard 5V $\pm 5\%$, 0° to 70°C E — Extended 5V $\pm 5\%$, -40° to 85°C M — Military 5V $\pm 10\%$, -55° to 125°C /0 — Type 0 Bonding /1 — Type 1 Bonding /2 — Type 2 Bonding Example:

Z80-SIO/1 CS (Ceramic—Standard Range—Type 1 Bonding)

Z80-SIO/0 PS (Plastic — Standard Range — Type 0 Bonding)

READER'S COMMENTS

Your feedback about this document is important to us: only in this way can we ascertain your needs and fulfill them in the future. Please take the time to fill out this questionnaire and return it to us. This information will be helpful to us, and, in time, to the future users of Zilog systems. Thank you.

Your Name:
Company Name:
Address:
Title of this document:
What software products do you have?
What is your hardware configuration (including memory size)?
Does this publication meet your needs? Yes No
How do you use this publication? (Check all that apply) As an introduction to the subject? As a reference manual? As an instructor or student?
How do you find the material?
Excellent Good Poor
Organization
What would have improved the material?
Other comments, suggestions or corrections:

If you found any mistakes in this document, please let us know what and where they were:

		KURS Z80 EINFÜHRUNG	
)	-		
		11. BEISIELPROGRAMME	
)			
~	REL. 2.0, MÄRZ 1984		Z80/11-1



VORFÜHRUNGSPROGRAMM LAMPENSTEUERUNG

Datenfluß

.

		Akku	mula	tor						carry	Flag-Bit
	!	!	!	!	!	!	!	!	!	!	!
Bit:		6	<u></u> . 5	4	3	2	1	0			



REL. 2.0, MÄRZ 1984

Z80/11-1



VORFÜHRUNGSPROGRAMM LAMPENSTEUERUNG

Datenmanipulation in der CPU

REL. 2.0, MÄRZ 1984

<pre>* 1. Ausgabe !0!0!0!0!0!0!0!0!0!0! * Carry-Flag setzen !11! * Akku links rotieren * 2. Ausgabe</pre>			Output/Akkumulator	Carry
<pre>* Carry-Flag setzen * Akku links rotieren * 2. Ausgabe</pre>	*	1. Ausgabe	! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 !	! 0 !
 * Akku links rotieren * 2. Ausgabe <u>10101010101010111</u> * Carry-Flag setzen <u>111</u> * Akku links rotieren * 3. Ausgabe <u>1010101010101011111</u> usw. . . * 6. Ausgabe <u>1010101011111111111111111111111111111</u>	*	Carry-Flag se	tzen	
<pre>* 2. Ausgabe ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 1 ! ! ! !</pre>	*	Akku links ro	tieren	
<pre>* Carry-Flag setzen * Akku links rotieren * 3. Ausgabe</pre>	*	2. Ausgabe	! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 1 !	! 0 !
<pre>* Akku links rotieren * 3. Ausgabe</pre>	*	Carry-Flag se	tzen	! 1 !
<pre>* 3. Ausgabe</pre>	*	Akku links ro	tieren	
<pre>usw</pre>	*	3. Ausgabe	<u>.</u> ! O ! O ! O ! O ! O ! O ! 1 ! 1 !	! 0 !
	*	usw. 6. Ausgabe	<u>.</u> 0 ! 0 ! 0 ! 1 ! 1 ! 1 ! 1 ! 1 !	! 1 ! ! 0 !

Z80/11-2



VORFÜHRUNGSPROGRAMM LAMPENSTEUERUNG

Programm Flußdiagramm



REL. 2.0, MÄRZ 1984

Z80/11-3



KURS Z80 EINFÜHRUNG

VORFÜHRUNGSPROGRAMM LAMPENSTEUERUNG

Programm Flußdiagramm für DELAY



REL. 2.0, MÄRZ 1984



.

 \smile

LAMP 18.03.80.BA PAGE 1 LOC OBJ CODE M STMT SOURCE STATEMENT ASM 5.8 1 2 3 ; Vorfuehrprogramm fuer ECB oder KIT und Lampstecker 4 5 6 ; Ansteuerung von 8 LEDs ueber einen PIO-Port 7 ; Mode : Output 8 *LIST ON 11 12 13 14 15 INI: 3050 3EOF 16 LD A,OFH ; PORT A IN 3052 17 OUT (OAH), A ; OUTPUT MODE D30A 18 19 START: 3054 0609 20 LD B,9 ; LAMPENZAEHLER INITIALISIEREN 3C56 3E00 21 LD ; AUSZUGEB. BYTE = 00 A,0 22 ; ==> ANZEIGE LOESCHEN 23 24 ADDBIT: 3C58 D308 25 OUT (08H),A ; NAECHSTES BYTE AUSGEBEN 3C5A 26 16FF LD D,255 ; AEUSS. ZAEHLSCHLEIFE INITIAL 27 28 DEL1: 3C5C 29 LD 1E32 E,50 : INNERE ZAEHLSCHLEIFE INITIAL 30 31 DEL2: 3C5E 1D 32 DEC Ε ; INNERE SCHLEIFE RUNTERZ. 33 34 3C5F 20FD NZ,DEL2 JR 3C61 15 DEC ; AEUSSERE SCHL. RUNTERZ. D 35 3C62 20F8 JR NZ,DEL1 3C64 37 36 SCF ; CARRY FLAG SETZEN 37 38 3C65 **CB17** RL ACCU NACH LINKS SCHIEBEN UND Α ; ; CARRY BIT AUF BIT O VON ACCU 3C67 **10EF** 39 DJNZ ADDBIT : LAMPENZAEHLER RUNTERZAEHLEN 40 3C69 C3543C JP START 41 END



AUFGABENSTELLUNG:

Die folgenden Programme sind der Reihe nach erweiterbar, wobei Teile aus bereits erstellten Programmteilen wiederverwendet werden können, so daß der Programmieraufwand in Grenzen gehalten wird.

بالمتصفي المحافظ المرتبي المراجع

Eine nähere Spezifizierung der Aufgabenstellung entfällt. Dies hat den Vorteil, daß bei der Programmerstellung andere Wege als beim vorgefertigten Beispielprogramm beschritten werden können und somit auch der Lerneffekt größer ist.

Als Hilfestellung können jedoch die entsprechenden Flußdiagramme verwendet werden.

LAEMPLI.1

Es ist ein Programm zu entwerfen, das eine Leuchtdiodenzeile (8 LED) über den PIO Kanal-A der ECB/C8-Karte ansteuert.

PIO-Kanal-A-Daten = Adresse-OOH PIO-Kanal-A-Control-Adresse O2H

Zu realisieren ist ein Lauflicht mit einem durchlaufenden Lichtpunkt. Lineare Programmierung im Hauptprogramm. Keine Verwendung eines Unterprogrammes. Verwendung einer Zeitschleife.

LAEPMLI_2

Aufgabenstellung siehe LAEMPLI.1

Abweichend davon soll die Zeitschleife mit Verschiebeoperation durch ein Unterprogramm realisiert werden. Die Verzögerungszeit der Zeitschleife soll über eine Variable (über DEFB) einstellbar sein.



LAEMPLI.3

Aufgabenstellung siehe LAEMPLI.2

Abweichend davon soll sich das Lauflicht nicht nur in eine Richtung bewegen, sondern beim Erreichen des Endes der Zeile in die jeweils andere Richtung weiterlaufen. Realisierung durch zwei Unterprogramme.

المعربة العرب

LAEMPLI.4

Aufgabenstellung siehe LAEMPLI.3

Abweichend davon soll nach jedem Anstoßen des Leuchtpunktes am Ende der Zeile die Fortbewegungsgeschwindigkeit zunehmen, bis ein Maximum erreicht ist. Dann verringert sich die Geschwindigkeit wieder bis zu einem Minimum usw.

Dies soll durch ein weiteres Unterprogramm ACC realisiert werden, das aus dem Unterprogramm UP bzw. DOWN aufgerufen wird.

Anmerkung: Durch verschiedene Inhalte des Akkus A (wird über Leuchtdiodenzeile angezeigt) am Anfang des Programmes, können verschiedene Durchlaufmuster erzeugt werden (Eingabe des Anfangsakkuinhaltes über Programm).





!

!

!

!

D: = D-1

!

∜

!











FLUSSDIAGRAMM: LAEMPLI.4

Hauptprogramm identisch mit dem unter LAEMPLI.3 Unterprogramme UP und DOWN identisch mit denen unter LAMEPLI.3, außer:

* vor RET jeweils Sprung ins Unterprogramm ACC





DEMO-PROGRAMM FUER ECB/C8	I.1 PAGE 1
LOC OBJ CODE M STMT SOURCE STATEM	ENT ASM 5.9
1	
1 [#] H DEMO-PROG	RAMM FUER ECB/C8
2 ;====================================	
3 PAC: EQU	02H : I/O PORT A CONTROL INFO-ADR
4 PAD: EQU	OOH : I/O PORT A DATEN - ADR
0000 3EOF 5 LD	A.OFH PORT A IN
0002 D302 6 OUT	(PAC) A OUTPUT MODE
0004 3E01 7 LD	A.1 :AUSZUGEB. BYTE = 01
8 ADDBIT:	, ,
0006 D300 9 OUT	(PAD).A :NAECHSTES BYTE AUSGEBEN
0008 16FF 10 LD	D.255 :AEUSS. ZAEHLSCHLEIFE INITIAL
11 DEL1:	,,
000A 1E32 12 LD	E.50 :INNERE ZAEHLSCHLEIFE INITIAL
13 DEL2:	-,
000C 1D 14 DEC	E :INNERE SCHLEIFE RUNTERZ.
000D 20FD 15 JR	NZ_DEL2
000F 15 16 DEC	D :AEUSSERE SCHL, RUNTERZ,
0010 20F8 17 JR	NZ-DEL1
0012 17 18 RLA	ACCU NACH LINKS SCHTEBEN UND
0013 18F1 10 JE A	

٠

DEMO-F LOC	PROGRAMM I OBJ CODI	FUER ECB E M STMT	/C8 I SOURCE S	LAEMPLI.2 STATEMENT	PAGE 1 ASM 5.9
		1	*H DEMO	-PROGRAMM FUER	ECB/C8
		3	PAD:	EQU O	;I/O-PORT A DATA ADRESSE
0000	310065	4 5 6	PAC:	EQU 2 LD SP,6500H	;I/O-PORT A CONTROL ADRESSE ;Laden des Stackpointers ;INITIALISIERUNG der PIO
0003 0005 0007	3EOF D302 3F01	7 8 9		LD A, OFH OUT (PAC), A LD A 1	;Port A in Output-Mode
		10 11	LOOP:		; Beginn des Hauptprogrammes
0009	CDOEDO	R 12 13	•	CALL UP	;Zum Unter.pgm UP(herauf- ;zaehlen)
0000	18FB	14 15 16		JR LOOP	;Sprung auf LOOP>Endlos- ;schleife .************************************
0005	0050	17	UP:		; Linkslauf-Unter.pgm(herauf)
0010	16FF	19		LD D,255	; INITIALISIERUNG der aeusse-
0012	4F	20 21 22		LD C,A	;Abspeichern des Akkuinhaltes
0013	3A2100	R 23	DEL2	LD A, (CONST)	;INIT. innere Zeitschleife
0016	3D	25 26		DEC A	;Innere Zeitschleife herunter- ;zaehlen
0017 0019	20FD 15	27 28 29		JR NZ,DEL2 DEC D	;Sprung,wenn Akku nicht 0 ;Aeussere Zeitschleife her- :unterzaehlen
001A 001C	20F7 79	30 31		JR NZ,DEL1 LD A,C	;Sprung,wenn D nicht O ;Urspruenglichen Akkuinhalt
001D 001E	17 30EE	32 33 34		RLA JR NC, UP	;Wiedernerstellen ;Linksrotieren des Akku :Sprung.wenn Carry nicht ge-
0020	C9-	35 36	•	RET	;setzt ;Ende des Unter.pgm UP
0021	32	38 39	CONST:	DEFB 50	;Anfangswert fuer Zeit- ;schleife Innen

DEMO-PI LOC	ROGRAMM F OBJ CODE	UER MS	ECB/ TMT	C8 L SOURCE ST	AEMPLI.3 TATEMENT	PAGE 1 ASM 5.9
			1	*H DEMO-	-PROGRAMM FUER E	CB/C8
0000	310065		345	PAD: PAC:	EQU 0 EQU 2 LD SP,6500H	;I/O-Port Data Adresse ;I/O-Port Control Adresse ;Laden des Stackpointers
0003 0005 0007	3E0F D302 3E01		6 7 8 9		LD A,OFH OUT (PAC) ,A LD A,1	;INITIALISIERUNG der PIO ;Port A in Output-Mode ;erstes auszugebendes Muster
0009 000C 000F	CD1100 CD2400 18F8	R R	10 11 12 13 14	LOOP:	CALL UP CALL DOWN JR LOOP	;zum Sub.pgm Linksrotieren ;zum Sub.pgm Rechtsrotieren ;Endlosschleife
0011 0013	D300 16FF		15 16 17 18	UP:	OUT (PAD),A LD D,255	;Linksrotieren-Sub.pgm ;naechstes Byte ausgeben ;Initialisierung der aeusse- ;ren Zeitschleife(Anfangswert)
0015	4F		19 20	DEL1	LD C,A	;Abspeichern des Akkuinhaltes
0016	3A3700	R	21		LD A, (CONST)	;Anfangswert der Zeitschleife
0019	3D		222	يحسنيا ال	DEC A	;innere Zeitschleife herunter-
001A 001C	20FD 15		25 26 27		JR NZ,DEL2 DEC D	;Sprung,wenn Akku nicht Null ;aeussere Zeitschleife :herumterzaehlen
001D 001F	20F7 79		28 29 30		JR NZ,DEL1 LD A,C	;Sprung,wenn d nicht NullD ;Urspruenglichen Akkuinhalt
0020 0021	17 30EE		31 32 33		RLA JR NC, UP	;Linksrotieren des Akku ;Sprung,wenn Carry nicht
0023	C9		34 35 36		RET	;Ende des Sub.pgm UP ;************************************

÷.

	245			• • •
0024 0026 0028 0029 002C 002F 0030 0032 0033 0034	D300 16FF 4F 3A3700 3D 20FD 15 20F7 79 1F 30EE	37 38 39 40 DOWN: 41 42 43 44 45 DEL3 R 47 48 DEL4 49 50 51 52 53 54 55 56 57 58	OUT (PAD),A LD D,255 LD C,A LD A,(CONST) DEC A JR NZ,DEL4 DEC D JR NZ,DEL3 LD A,C RRA JR NC,DOWN	<pre>;************************************</pre>
DEMO-F	PROGRAMM FU OBJ CODE	ER ECB/C8 M STMT SOURCE	LAEMPLI.3 STATEMENT	PAGE 2 ASM 5.9
0036	C9	59 60	RET	Zurueck zum Haupt.pgm
0037	32	61 CONST 62	: DEFB 50	Anfangswert fuer Zeit- ;schleife innen

DEMO-PI LOC	ROGRAMM F OBJ CODE	UER MS	ECB/ TMT	C8 LA SOURCE ST	AEMPLI.4 FATEMENT	PAGE 1 ASM 5.9
			1	*H DEMO-	-PROGRAMM FUER E	CB/C8
0000	310065		23456	PAD: PAC:	EQU 0 EQU 2 LD SP,6500H	;I/O-Port Data Adresse ;I/O-Port Control Adresse ;Laden des Stackpointers ;INITIALISIERUNG der PIO
0003 0005 0007	3E0F D302 3E01		7 8 9		LD A,OFH OUT (PAC) ,A LD A,1	;Port A in Output-Mode ;erstes auszugebendes Muster
0009 000C 000F	CD1100 CD2700 18F8	R R	11 12 13 14		CALL UP CALL DOWN JR LOOP	;zum Sub.pgm Linksrotieren ;zum Sub.pgm Rechtsrotieren ;Endlosschleife ;*********
0011 0013	D300 16FF	·	15 16 17 18	UP:	OUT (PAD),A LD D,255	;Linksrotieren-Sub.pgm ;naechstes Byte ausgeben ;Initialisierung der aeusse- ;ren Zeitschleife(Anfangswert)
0015	4F		19 20	DEL1	LD C,A	;Abspeichern des Akkuinhaltes
0016	3A6B00	R	21		LD A, (CONST)	;Anfangswert der Zeitschleife
0019	3D		23	مكتبينيا الأ	DEC A	;innere Zeitschleife herunter-
001A 001C	20FD 15		25 26 27		JR NZ,DEL2 DEC D	;Sprung,wenn Akku nicht Null ;aeussere Zeitschleife :herunterzaehlen
001D 001F	20F7 79		28 29 30		JR NZ,DEL1 LD A,C	;Sprung,wenn d nicht NullD ;Urspruenglichen Akkuinhalt ;wiederherstellen
0020 0021	17 30EE		31 32 33		RLA JR NC,UP	;Linksrotieren des Akku ;Sprung,wenn Carry nicht :gesetzt
0023 0026	CD3D00 C9	R	34 35 36 37		CALL ACC RET	;zum Sub.pgm Beschleunigung ;Ende des Sub.pgm UP ;************************************

· · · · · ·

-

0000			38 39 40 41 42	DOWN:		;#####################################
0027	D300 16FF		43 44 45		LD D,255	;naecnstes Byte ausgeben ;Initialisiere aeussere Zeit- ;schleife(Anfangswert)
002B	4F		46 47	DEL3	LD C,A	;Retten des Akkuinhaltes
0020	3A6B00	R	48 49	DEL4	LD A, (CONST)	;INIT. innere Zeitschleife
002F	3D		50 51		DEC A	;Innere Zeitschleife herunter- ;zaehlen
0030 0032	20FD 15		52 53 54	r	JR NZ,DEL4 DEC D	;Sprung,wenn A nicht O ;Aeussere Zeitschleife :herunterzaehlen
0033 0035 0036 0037	20F7 79 1F 30EE		55 56 57 58		JR NZ,DEL3 LD A,C RRA JR NC,DOWN	;Sprung,wenn D nicht O ;Zurueckholen des Akkuinhalts ;Rechtsrotieren des Akku A ;Sprung nach DOWN,wenn Carry

١

•

DEMO- LOC	PROGRAMM I OBJ CODI	FUER E M	ECB/ STMI	C8 I SOURCE S	LAEMPLI. STATEMEN	4 T	PAGE 2 ASM 5.9
0039 003C	CD3D00 C9	R	59 60 61 62 63		CALL A RET	CC	;nicht gesetzt ;zum Sub.pgm Beschleunigung ;Zurueck zum Haupt.pgm ;*********
003D 003E 0041 0043 0044 0046 0049	F5 3A6A00 1601 BA 2011 3A6B00 3D	R R	64 65 66 67 89 71 72 73 73 74	ACC:	PUSH A LD A,(LD D,1 CP D JR NZ, LD A,(DEC A	F TEST) INC CONST)	;#####################################
004A 004D 004E 0050 0052 0055 0056	326B00 3D 2005 3E00 326A00 F1 C9	R	75 76 77 78 79 80 81 82 83 83	ENDE	LD (CO DEC A JR NZ, LD A,0 LD (TE POP AF RET	NST),A ENDE ST),A	;Sprung,wenn CONST ;noch nicht 1 ;Aenderung von TEST falls Az1 ;Ende des Sub.pgm ;Beschleunigung
0057 0058 0058 0060 0061 0063 0065 0068	3A6B00 3C 326B00 0E32 B9 20F2 3E01 326A00 18EB	R R R	8567890123456	INC:	LD A,(INC A LD (CO LD C,5 CP C JR NZ, LD A,1 LD (TE JR END	CONST) NST),A O ENDE ST),A E	;Erhoehen des Wertes ;von CONST ;Abfrage auf Erreichen des ;maximalen Wertes ;Sprung,wenn A nicht C
006A 006B	01 32		97 98 99 100	TEST CONST	DEFB DEFB	01 50	• **** ********************************

LOC		N CTUT	SOURCE	WUERFEL	09.12.80BA	PAGE 1
		m Simi	SOURCE	SIALEMENI		ADM J.O
		2		; Spielprogra ; =========	mm fuer ECB-C8 und	Lampstecker
		4 56 7 8 9 10 11 12 13 14		; Vereinbarun ; EXTERNAL TABL EXTERNAL MUST ; Vereinbarun	E ; Interrupt-Tak ; anderem Progr ER ; Tabelle MUSTR ; anderem Progr	n eelle in einem amm realisiert R in einem amm
		16 17		;		
		18 19	PAC PAD	EQU 02 EQU 00	; Kontrol-Adres ; Daten-Adresse	se PIO-Port A PIO-Port A
		20 21 22 23	STACK	EQU 1400H	; Stack-Oberkar	ite
		24 25 26	INIT:		; Initialisier	ng
0000	DD212A00	R 27		LD IX, ISR	; Adr. der Inte	errupt-Service-
0004	DD220000	X 29 30 31		LD (TABLE),IX	; diese Adr. in ; TABLE ableger ; Damit ist die	Speicher bei 1 Speicher bei 1 ! 2 Interrupt-
8000	210000	X 33		LD HL, TABLE	; labelle gelad ; Nun die Adr.	der Tabelle ins
000B 000C 000E 000F	7C ED47 7D D302	35 36 37 38		LD A,H LD I,A LD A,L OUT (PAC),A	; Den hoeherwen ; ins Register ; und den niede ; ins I-Vektor-	tigen Adressteil I der CPU erwertigen Teil Reg. des Ports
0011 0013 0015	3EFF D302 3EC0	40 40 41 42	!	LD A,OFFH OUT (PAC),A LD A,OCOH	; Anweisung "FF ; an den Port a ; Maske zur Fes	" = BIT-Mode ausgeben. stlegung der
0017	D302	-5 44 45 46		OUT (PAC),A	; an den Port a ;> D0 ; D6 und	D5 = OUTPUT D7 = INPUT

•

0019 001B	3E97 D302	47 48 49 50 51 52	LD A,97H OUT (PAC),A	; Interrupt-Steuerwort ; an den Port ausgeben ;> Interrupt enabled ; OR-Funktion ; Ausloesung durch LOW
001D	3E7F	55 54 55	LD A,7FH	; Maske zur Auswahl der inter= ; rumtfachigen Input-Leitungen
001F	D302	56 57 58	OUT (PAC),A	; an den Port ausgeben ;> nur Leitung D7 ist ; interruptfachig.

and the second second

	· · · · · · · · · · · · · · · · · · ·						
LOC	OBJ COD	EMS	TMT	SOURCE	WUERFEL STATEMENT	09.12.80BA	PAGE 2 ASM 5.8
0021 0024 0026	310014 ED5E FB		59 61 63 65 65		LD SP,STACK IM 2 EI	; Stackpointe ; Interrupt-M ; CPU fuer In	er setzen lode 2 waehlen lterrupt freigeben
0027 0028	76 18FD		66 67 68 69 70 71 72	HAUPT :	HALT JR HAUPT	; Hauptprogra ; Warten im H ; wenn aus In ; Routine zur ; warten !	MM ALT-Zustand terrupt-Service- rueck, erneut
0024	EDEE		73 74 75 76 77 78 78	ISR:	Г. А. Р.	; Interrupt-S	ervice-Routine
002C 002E	0607 A0		80 81 82 83		LD B,07H AND B	; da nur 6 Za ; da nur 6 Za ; Maskierung ;> Rest = ;> z.B. 0	 LUIALLSWEPt hlen erwuenscht, mit 00000III. 8 Moeglichkeiter 6 und 07 weg!
002F 0031 0033 0035	FE06 2004 3E00 1806		84 85 86 87 88		CP 06H JR NZ,NSEX LD A,0 JR AUS	; 06 ? ; wenn nicht ; wenn ja, ta ; und uebersp	usche in 0 um ringe Abfrage
0037 0039 003B	FE07 2002 3E01		89 90 91 92 93	NSEX:	CP 07H JR NZ,AUS LD A,1	; 07 ? ; wenn nicht ; wenn ja, ta	usche gegen 1
003D	110000	X	94 95	AUS:	LD DE, MUSTER	R ; Lade das Re	g.paar DE mit der
0040 0042 0043 0044	2600 6F 19 7E		97 98 99 100 101		LD H,0 LD L,A ADD HL,DE LD A,(HL)	; Adresse MUS ; loesche das ; Zufallswert ; Adersse MUS ; Inhalt der ; mit obig er	H-Register (05) ins L-Reg TER + Zufallswert Speicherzelle rechneter Adr.
0045	D300		102 103 104		OUT (PAD),A	; ins A-Regis ; und von dor	ter, t zum Port !
0047 0048	FB ED4D		105 106 107 108 109 110		EI RETI	; erneute Fre ; Rueckkehr i	igabe des Interr. ns Hauptprogramm

							· · · · · · · · · · · · · · · · · · ·		
LOC	OBJ	CODE N	1 STMT : 1	WI SOURCE S	JERFELTAE TATEMENT	3 0	6.02.80.BA	PAGE 1 ASM 5.8	
			- 234 5678		; Zusat: ; ===== ; entha ; sowie	zprogra ====== elt die die Ta	mm zu WUERFEL EINTERRUPT-Tab abelle MUSTER	Delle TABLE	
		2	9 10 11 12 13 14		; Verei ; GLOBAL GLOBAL	nbarung TABLE MUSTEI	globaler Adre	essen	_
0000			15 16 17 18 19	TABLE:	DEFS 2	·	; Interrupt- ; zwei reser	-Tabelle rvierte Plaetze	
0002 0003 0004 0005 0006 0007	01 03 07 0F 1F 3F		20 21 22 23 24 25 26 28 27 28	MUSTER:	DEFB DEFB DEFB DEFB DEFB DEFB	01H 03H 07H 0FH 1FH 3FH	; Tabelle de ; entsprich ; gesetzten	er Ausgabemuster t 1,26 auf HI Output-Leitungen	GH
LOC	OBJ	CODE 1	4 STMI 1 2 3 4 5 6	Source S	IO.ASYNC TATEMENT ; Async ; ===== ; Polli	1 hrone s ====== ng ohne	4.01.80BA	PAGE 1 ASM 5.9 ebertragung	


7 ; Initialisierung 8 ; 9 10 INISIO: ; HL mit Adresse von SIOTAB laden 0000 210A00 11 LD HL, SIOTAB R 0003 0609 LD B, TABLEN ; B mit Laenge 12 13 ; C mit Kontrolladresse 0005 0E07 LD C, SIOCHB+2 14 0007 15 OTIR ; Ausgabe der Steuerworte an den EDB3 16 ; SIO-Kanal B 0009 **C**9 17 RET 18 19 SIOTAB: **A000** 18 20 DEFB 18H ; -> Reg.O -> RESET 04 21 DEFB 04H ; -> Reg.O -> naechstes Reg.= Reg.4 CB 100 22 CC DEFB _ OCCH ; -> Reg.4 -> 2 Stopbits, no Parity 23 Clock x 64, 7 Bit/Char. 24 05H OCOD 05 DEFB ; -> Reg.O -> naechstes Reg.= Reg.5 ; -> Reg.5 -> 8 Bit/Char., Sender frei 000E 68 25 DEFB 68H 000F 03 26 DEFB 03H ; -> Reg.O -> naechstes Reg.= Reg.3 0010 C1 ; -> Reg.3 -> 8 Bit/Char., Empf. frei 27 DEFB OC1H 28 0011 DEFB 01 01H ; -> Reg.0 -> naechstes Reg.= Reg.1 29 0012 00 DEFB OOH ; -> Reg.1 -> kein Interr. u Handshake 30 TABLEN EOU S-SICTAB 31 32 33 ; Ausgabe eine Zeichens 34 ; 35 36 SICOUT: 37 PUSH AF 0013 **F**5 ; A und F retten 38. 39 WAIT: IN A,(SIOCHE+2) ; Statusregister 0 lesen . 14 40 DE07 ,16 C357 41 BIT 2,A ; Sendepuffer leer ? 0018 28FA 42 JR Z, WAIT ; wenn nicht, erneute Abfrage 43 C01A **F1** 44 POP AF ; A u F zurueckholen 001B D305 45 OUT (SIOCHE), A ; und A aussenden 001D 46 C9 RET 47 48 ; Empfang eines Zeichens 49 ; 50 51 SIOIN: 001E DB07 52 IN A, (SIOCHB+2) ; Statusregister 0 lesen 0020 53 CB47 BIT 0;A ; ist ein Zeichen angekommen ? 0022 28FA 54 ; wenn nicht, warten JR Z,SIOIN 0024 55 DB05 IN A, (SIOCHE) ; wenn ja, abholen RES 7,A 0026 CEEF 56 ; oberstes Bit loeschen 57 58 0028 RET C9 SIOCHE EQU 05H ; SIO Adresse Kanal B ECB/C8

21.04.1982 Seite 1-1

.COMMENT ?

asynchrone, interruptgesteuerte SIO-Übertragung

Bei dem vorliegenden Programmbeispiel handelt es sich um eine serielle Übertragung, bei der nicht nur der reine Datentransfer, sondern auch das Herstellen bzw. Lösen der Verbindung interruptgesteuert verläuft.

Folgende Schaltung liegt zugrunde:



Die Verbindung TxD (Transmit Data) RxD (Receive Data) stellt die Datenleitung dar, auf der die Übertragung abläuft. Das Handshake-Signal RTS (Request To Send) dient dazu, den Wunsch Daten zu senden zu signalisieren. Dazu wird RTS mit DCD (Data Carrier Detect) verbunden. Seine Bereitschaft zum Empfang gibt der Empfänger durch Setzen des DTR-Signals (Data Terminal Ready) zu verstehen, welches mit CTS (Clear To Send) verbunden ist.

PAGE

Der wer	- Abl den:	auf im vorliegenden Beispiel kann wie folgt beschrieben
1)		Setzen des RTS-Signals durch das Hauptprogramm
2)	>	Interrupt beim Empfänger wegen Änderung der DCD- Leitung: die DTR-Leitung weird gesetzt (Interrupt Service Routine 1).
3)	>	Interrupt beim Sender wegen Änderung der DTS-Leitung: erstes Zeichen wird dem Sender übergeben (ISR 2).
4)	>	Interrupt beim Empfänger wegen Ankunft eines Zeichens und Interrupt beim Sender wegen Leerwerden des Sende- puffers: empfangenes Zeichen wird abgeholt und gespeichert (ISR 3), neues Zeichen wird in den Sendepuffer ge- bracht (ISR 4).
		Schritt 4) wird num so lange wiederholt, bis alle Zeichen der Sendung übertragen worden sind. An- schließend wird das Signal RTS zurückgesetzt (inner- halb ISR 2!).
5)	>	Interrupt beim Empfänger wegen Änderung der DCD- Leitung: Rücksetzen des DTR-Signals (ISR 1).
5)	<u>-></u>	Interrupt beim Sender wegen Änderung der CTS-Leitung: Ausgabe der Endemeldung (ISR 2).
PAG	E	

REL. V 1.0 Jannuar 1984



21.04.1982 Seite 3

Insgesamt werden bei fehlerfreiem Ablauf vier verschiedene Interrupts verwendet, die auf folgende Ursachen zurückzuführen sind:

- Sendepuffer leer

- Zeichen im Empfangspuffer verfügbar
- Zustandsänderung der DCD-Leitung (Empfänger)
- Zustandsänderung der CTS-Leitung (Sender)

Dies gilt für eine undirektionale Verbindung, wie sie in diesem Beispiel verwendet wurde. Bei einem bidirektionalen Betrieb erhöht sich die Zahl der insgesamt möglichen Interrupts entsprechend.

Das vorliegende Verhalten wird durch die Fähigkeit des Z80-SIO ermöglicht, auf verschiedene Situationen mit verschieden modifizierten Interruptvektoren zu reagieren. Bei der Initialisierung ist dafür das Bit "status affects vektor" zu setzen.

Pro Kanal sind folgende vier interruptauslösende Situationen unterscheidbar:

- a) Sendepuffer leer
- b) Änderung auf den Handshake-Leitungen (CTS oder DCD)
- c) Zeichen im Empfänger verfügbar
- d) Sondersituation beim Empfang (Fehler)

Im vorliegenden Beispiel wurden für den Sender die Situationen a) und b) zugelassen, für den Empfänger die Situationen c) und b), wobei bezüglich b) jeweils nur die Änderung von CTS bzw. DCD zum Tragen kommt.

Als Voprbereitung für den bidirektionalen Betrieb (full duplex) wurden die beiden Interrupt Service Routinen 1 und 2 so ausgelegt, daß sowohl eine Änderung des CTS-Signals als auch des DTR-Signals erkannt wird. Bei Auftragen einer noch nicht implementierten Situation wird jedoch lediglich eine entsprechende Meldung ausgegeben.

? PAGE

21.0	1.1982 Seite 3-1
	; externe Referenzen ; EXTERNAL inttab ; Interrupttabelle
	; globale Definitionen ; GLOBAL te_int,exintb,rf_int,exinta,notimp
	PAGE

	21.04.1982	Seite 3-2		
	; Vere ; ===:	einbarungen		
	; Flag ; ——	g-Bits		
0000 0003 0005	nores ded ets	EQU 0 EQU 3 EQU 5	; "keine Antwort Bit" ; DCD Status Bit (siehe SIO Manual) ; CTS Status Bit (siehe SIO Manual)	
	; Kom	nandoworte		`
006A 0068 00E8 0068 0028	; rtson rtsof dtron dtrof respi	EQU C6AH f EQU C68H EQU OE8H f EQU 068H n EQU 028H	; Kommandoworte ; zum Setzen von RTS ; zum Rücksetzen von RTS ; zum Setzen von DTR ; zum Rücksetzen von DTR ; für. die Aufhebung eines	
0030	reser	r EQU 030H	; für das Löschen der ; Fehleranzeige	
0047 0008	cteno	d EQU 047H n EQU 008H	; zum Einstellen des CTC ; incl. Zeitkonstante	
	; Ein ;	/Ausgabeadresse	a -	<u>_</u>
0005	sicce	b EQU 05H	; SIO C8, Kanal b, Datenadr.)
0800	siox1	a EQU 80H	; SIO X, Kanal a, Datenadr. (Empfänger)	
0081	siox1	ъ EQU 81H	; SIO X, Kanal b, Datenadr. : (Sender)	
0088 0089	ctex1 ctex1	0 · EQU 88H 1 EQU 89H	; CTC1 X, Kanal O ; CTC1 X, Kanal 1 ; (Erzeugung des Taktes ; für die Übertragung)	

-

PAGE

-

	21.04.1982 Seite 3-3				
	; Übertragungsparameter ;				
9000 9080 0080	s_data EQU 9000H ; Startadr. des Quellblock r_data EQU 9080H ; Startadr. des Zielblocks length EQU 0080H ; Länge des Blocks				

; Einsprungtabelle ; -----

10000	C3 0275'	JP ini	;	Initialisierung
0003 '	C3 0300 '	JP main	; 1	Hauptprogramm

PAGE

REL. V 1.0 Jannuar 1984

•

		21.04.1982	Seite 3-4
		; <u>Mel</u> dur ;	ngen
0006' 0008' 000C' 0010' 0014' 0018' 0020' 0020' 0024' 0028' 0028' 002C' 0030'	0COA 48 50 3A 20 61 73 79 6E 63 68 72 6F 6E 65 2C 20 69 6E 74 65 72 72 75 70 74 67 65 73 74 65 75 65 72 74 65 20 53 49 4F 2D 5D 62 65 72 74 72 61 67	hmsg01:	DEFW OCOAH DEFM 'HP: asynchrone, interruptgesteuerte SIC-Übertragung
0038 003B 003D 003E 003F 0043 0047 0043 0047 0048 0048 0045 0053 0055 0055 0055 0055 0055 0055	75 6E 67 0A0D 00 0A 48 50 3A 20 53 74 61 72 74 20 64 75 72 63 68 20 41 6B 74 69 76 69 65 72 65 6E 20 76 67 6E 20 52	hmsg02:	DEFW OAODH DEFB OO DEFB OAH DEFM 'HP: Start durch Aktivieren von RTS'
005F' 0061' 0063' 0064' 0065' 0060' 0060' 0071' 0075' 0079' 0070'	54 53 OAOD OO OA 48 50 3A 20 45 6D 70 66 78 6E 67 65 72 20 67 69 62 74 20 6B 65 69 6E 65 20 41 6E 74	hmsg03:	DEFW OAODH DEFB OO DEFB OAH DEFM 'HP: Empfänger gibt keine Antwort'
0085 1 0085 1 0087 1	(PAGE	DEFW OAODH DEFB CO

REL. V 1.0 Jannuar 1984

•

21.04.1982 Seite 3-5 0088: 04 Smsg04: DEFB 0AH DEFM 'S-LSR2: Empfänger reagiert; 0091: 45 6D 70 66 0099: 72 00 72 65 00990: 72 072 65 00990: 61 67 69 65 0031: 74 69 76 69 0035: 65 72 74 0035: 65 72 74 0035: 05 72 74 0038: 0AD DEFW 0ADDH DEFM 0ADH DEFM 0			
COR8: 0.A Smsg04: DEFB 0AH 0089: 53 2D 49 53 CTS wurde aktiviert; 0090: 52 23 3A 20 CTS wurde aktiviert; 0091: 45 50 70 66 CTS wurde aktiviert; 0099: 72 80 72 65 CTS wurde aktiviert; 0041: 72 74 38 20 COADD 0041: 72 74 38 20 CTS wurde aktiviert; 0085: 0A0D DEFM 0ADH 0085: 0A0D DEFB 00 0088: 0A0D Smsg05: DEFB 0AH 0088: 0A0D Smsg05: DEFB 0AH 0088: 0A0D Smsg05: DEFB 0AH 0088: 0A0 Smsg05: DEFB 0AH 0088: 0A0 Smsg05: DEFB 0AH 0088: 0A0 Smsg05: DEFB 0AH 0080: 73 63 6C 6F SC 00001: 73 63 6C 6F SC 00002: 73 63 6C 6F Smsg05: DEFB 0AH 00002: 72 6A 65 20 DEFW 0AODH 00ET: 0A0 Smsg05: DEFB 0AH 00ET: 0A0 DEFW 0A0DH <t< th=""><th></th><th>21.04.1982</th><th>Seite 3-5</th></t<>		21.04.1982	Seite 3-5
COA5' 43 54 53 20 COAD' 65 20 61 6B COBF' 65 72 74 COBB' CAD COBC' 53 20 49 53 COBC' 53 20 77 75 COBC' 73 65 6E COBC' 73 23 66 COBC' 73 23 40 COEC' 57 27 44 COET' OAD COFT' 52 32 34 20 COFT' 52 65 61<	'0088' OA 0089' 53 2D 49 53 008D' 52 32 3A 20 0091' 45 6D 70 66 0095' 7B 6E 67 65 0099' 72 20 72 65 009D' 61 67 69 65 00A1' 72 74 3B 20	smsg04:	DEFB OAH DEFM 'S-ISR2: Empfänger reagiert; CTS wurde aktiviert'
00BC' 53 2D 49 53 DEFM 'S-ISR4: Sendung abgesclossen; 00C0' 52 34 3A 20 RTS wurde deaktiviert' 00C1' 53 65 6E 64 RTS wurde deaktiviert' 00C2' 61 62 67 65 CODO' 00D0' 73 63 6C 6F RTS wurde deaktiviert' 00D1' 73 65 6E CODO' 00D2' 73 65 6E CODO' 00D2' 73 65 6E CODO' 00D2' 72 64 65 20 CODO' 00E2' 74 69 76 69 COEFI 0AD 00E7' 0AD DEFM 0AODH 00F2' 0A Smsg06: DEFB 0AH 00F2' 0A Smsg06: DEFB 0AH 00F2' 0A Smsg06: DEFM 'S-ISR2: Emfänger reagiert; 00F7' 52 32 3A 20 CTS wurde deaktiviert' 00F7' 45 60 66 7B CTS wurde deaktiviert' 00F7' 45 60 66 72 CTS wurde deaktiviert' 00F7' 45 80 20 37 CTS wurde deaktiviert' 00F7' 45 80 66 72 CTS wurde deaktiviert' 0107' 67 69 65 72 CTS wurde deaktiviert' 01111' 79 45 72 74 D	00A5' 43 54 53 20 00A9' 77 75 72 64 00AD' 65 20 61 6B 00B1' 74 69 76 69 00B5' 65 72 74 00B8' 0A0D 00BA' C0 00BB' 0A 0A	smsg05:	DEFW OAODH DEFB OO DEFB OAH
OOEC' 65 72 74 ODEF' OAOD ODEF' OAOD ODF1' OO SmsgO6: DEFB 00 OOF3' 53 2D 49 53 ODF7' 52 32 3A 20 OOF3' 53 2D 49 53 ODF7' 52 32 3A 20 OOF7' 52 32 3A 20 OOF8' 45 6D 66 7B ODF7' 52 67 65 72 J103' 20 72 65 61 O105' 74 3B 20 43 O10F' 54 53 20 77 O107' 67 69 65 72 O107' 75 72 64 65 O117' 20 64 65 61 O118' 6B 74 69 76 O117' 20 64 65 72 O125' 0A D125' 0A D125' 0A D125' 0A D126' 45 6E 64 65 D132' 72 74 72 61 O132' 20 5D 62 65 O132' 72 74 72 61 O132' 00 DEFW 0A0DH DEFW 0A0DH D134' 0A0D DEFW 0A0DH <tr< td=""><td>00BC' 53 2D 49 53 00C0' 52 34 3A 20 00C4' 53 65 6E 64 00C8' 75 6E 67 20 00CC' 61 62 67 65 00D0' 73 63 6C 6F 00D4' 73 73 65 6E 00D4' 73 73 65 6E 00D8' 3B 20 52 54 00D6' 53 20 77 75 00E0' 72 64 65 20 00E4' 64 65 61 6B 00E8' 74 69 76 69</td><td></td><td>DEFM 'S-ISR4: Sendung abgesclossen; RTS wurde deaktiviert</td></tr<>	00BC' 53 2D 49 53 00C0' 52 34 3A 20 00C4' 53 65 6E 64 00C8' 75 6E 67 20 00CC' 61 62 67 65 00D0' 73 63 6C 6F 00D4' 73 73 65 6E 00D4' 73 73 65 6E 00D8' 3B 20 52 54 00D6' 53 20 77 75 00E0' 72 64 65 20 00E4' 64 65 61 6B 00E8' 74 69 76 69		DEFM 'S-ISR4: Sendung abgesclossen; RTS wurde deaktiviert
011B: 6B 74 69 76 011F: 69 65 72 74 0123: 0A0D 0123: 0A0D 0125: 0A 0126: 45 6E 64 65 0126: 45 6E 64 65 0126: 20 64 65 72 0122: 20 5D 62 65 0132: 72 74 72 61 0136: 67 75 6E 67 013A: 0A0D 013C: 00	00EC' 65 72 74 00EF' 0A0D 00F1' 00 00F2' 0A 00F3' 53 2D 49 53 00F3' 53 2D 49 53 00F7' 52 32 3A 20 00FB' 45 6D 66 7B 00FB' 45 6D 66 7B 00FB' 45 6D 66 7B 00FF' 6E 67 65 72 0103' 20 72 65 61 0107' 67 69 65 72 010B' 74 3B 20 43 010F' 54 53 20 77 0113' 75 72 64 65 01 17' 20 64 65 61	smsgC6:	DEFW OAODH DEFB OO DEFB OAH DEFM 'S-ISR2: Emfänger reagiert; CTS wurde deaktiviert'
0136' 67 75 6E 67 013A' 0A0D 013C' 00 DEFW 0A0DH DEFB 00	011B' 6B 74 69 76 011F' 69 65 72 74 0123' 0A0D 0125' 0A 0126' 45 6E 64 65 012A' 20 64 65 72 012E' 20 5D 62 65 0132' 72 74 72 61		DEFW OAODH DEFB OAH DEFM 'Ende der Übertragung'
	0136 * 67 75 6E 67 013A * 0A0D 013C * 00	-	DEFW OAODH DEFB OO

21.04.1982 Seite 3-6 emsg07: DEFB CAH 013D' 0A 45 2D 49 53 013E' DEFM 'E-ISR1: Aufforderung erkannt; 01421 52 31 3A 20 DTR wurde aktiviert' 41 75 66 66 0146 ' 6F 72 64 65 72 75 6E 67 20 65 72 6B 61 6E 6E 74

014A' 014E' 01521 01561 3B 20 44 54 015A' 015E' 52 20 77 75 72 64 65 20 01621 01661 61 6B 74 69 016A' 76 69 65 72 016E' 74 016F! DEFW OAODH OAOD 01711 00 DEFB 00 01721 emsg08: DEFB OAH 0A 71731 45 2D 49 53 DEFM 'E-ISR1: Endemeldung erkannt; J177' 52 31 3A 20 DTR wurde deaktiviert' 45 6E 64 65 J17B' 6D 65 6C 64 017F1 01831 75 6E 67 20 01871 65 72 6B 61 018B* 6E 6E 74 3B 20 44 54 52 018F1 20 77 75 72 01931 01971 64 65 20 64 019B' 65 61 6B 74 019F1 69 76 69 65 01A31 72 74 01A5 ' OAOD DEFW OAODH 01A71 DEFB 00 00 01A81 emsg09: DEFB OAH 0A 45 2D 49 53 01A9' DEFM 'E-ISR1: Fehler: keine Statusänderung' 52 31 3A 20 01AD' 46 65 68 6C 01B1' 65 72 3A 20 6B 65 69 6E `125 ' 11B9' 019D' 65 20 53 74 61 74 75 73 7B 6E 64 65 01011 01051 01091 72 75 6E 67 01CD' OAOD DEFW OAODH 01CF1 DEFB 00 00

PAGE

		····	
		21.04.1982	Seite 3-7
01D0; 01D1; 01D5; 01D9; 01DD; 01E1;	0A 53 2D 49 53 52 32 3A 20 46 65 68 6C 65 72 3A 20 6B 65 69 6E	smsg10:	DEFB OAH DEFM 'S-ISR2: Fehler: keine Statusänderung'
01E5' 01E9' 01ED' 01F1' 01F5' 01F7' 01F7' 01F8' 01F9' 01FD' 0201' 0205' 0209'	65 20 53 74 61 74 75 73 7B 6E 64 65 72 75 6E 67 0A0D 00 0A 45 2D 49 53 52 31 3A 20 46 65 68 6C 65 72 3A 20 66 61 6C 73	ensg11:	DEFW OAODH DEFB OO DEFB OAH DEFM 'E-ISR1: Fehler: falsche Statusänderung
0211 ' 0215 ' 0219 ' 0210 ' 0217 ' 0221 ' 0222 ' 0223 ' 0223 ' 0225 ' 0225 ' 0225 '	03 08 05 20 53 74 61 74 75 73 78 6E 64 65 72 75 6E 67 0A0D 00 0A 53 2D 49 53 52 32 3A 20 46 65 68 6C 65 72 3A 20 66 61 6C 73	smsg12:	DEFW OAODH DEFB OO DEFB OAH DEFM 'S-ISR2: Fehler: falsche Statusänderung
0237 ' 0235' 0235' 0243' 0243' 0249' 0249' 0248' 024C' 024D' 0251'	63 68 65 20 53 74 61 74 75 73 78 6E 64 65 72 75 6E 67 0A0D 00 0A 49 53 52 35 34 20 46 65	msg13:	DEFW 0A0DH DEFB 00 DEFB 0AH DEFM 'ISR5: Fehler: ISR nicht implementiert'
0255' 0259' 0250' 0261' 0265' 0269' 0269' 0271' 0271' 0272' 0274'	68 6C 65 72 3A 20 49 53 52 20 6E 69 63 68 74 20 69 6D 70 6C 65 6D 65 6E 74 69 65 72 74 0AOD 00	PAGE	DEFW OAODH DEFB OO

REL. V 1.0 Jannuar 1984

21.04.1982 Seite 3-8 ; Programm ; ======= Initialisierung ; 0275' ini: 02751 inicpu: 31 05391 LD SP, stack 02751 21 0000* LD HL, inttab 02781 ; Int.vektor oberes Byte 02731 LD A,H 7C ; ins I-Register 027C' ED 47 LD I,A inictc: 027E' 3E 47 ; Herstellung des Taktes 027E' LD A, ct cm od ; für die Übertragung 02801 D3 88 OUT (ctcx10),A 15. 21 OUT (ctcx11),A : siehe ECB/X Beschreibung D3 89 С -3411 3E 08 LD A, ctccon 6_351 D3 88 OUT (ctcx10),A OUT (ctcx11),A 02881 D3 89 ; Sendekanal 028A1 inisio: 028A' LD HL, inttab 21 0000* ; ; Int.vektor unteres Byte LD A,L 028D1 7D ; in die SIO-Tabelle LD (vektor),A 028E' 32 02E5' ; Adr. der Kommandosequenz 02911 21 02E3' LD HL, bsiotab ; Länge der Sequenz LD B , btablen 02941 06 OB ; Kontrolladr. SIO LD C ,siox1b+2 02961 OE 83 : Ausgabe der Sequenz - OTIR 02981 ED B3 ; Empfangskanal

LD HL,asiotab LD B ,atablen LD C ,siox1a+2 OTIR

LD HL,c8tab LD B ,c8len LD C ,sioc8b+2 OTIR ; Monitorkanal

;

PAGE

029A'

029D'

029F1

C 1'

02A31

02A6 1

C2A81

OŻAA!

21 02EE'

21 02F7'

06 09

OE 82

ED B3

06 09

0E 07

ED B3

21.04.1982 Seite 3-9

na je sveni sveni s Nastavni sveni s

•

	C2AC'		inialg:					
•	02AC' 02B0' 02B4' 02B8' 02BC' 02CC' 02C4' 02C7' 02CA' 02CO' 02CO' 02D0' 02D0'	FD 21 0549' FD CB 00 9E FD CB 00 AE FD 21 054A' FD CB 00 9E FD CB 00 AE 21 9000 22 054B' 21 9080 22 054D' 21 0080 22 054F'		LD IY, flagb RES dcd,(IY) RES cts,(IY) LD IY, flaga RES dcd,(IY) RES cts,(IY) LD HL, s_data LD (source), HL LD HL, r_data LD (target), HL LD HL, length LD (range), HL	;;	Grundzustand erzeugen	für	die
	، DE د DA ،	DD 21 0006' CD 0333'		LD IX,hmsg01 CALL putmsg	;;	Meldung ausgeben		
	02DD1 02DF1	ED 5E FB		IM 2 EI	;	Int.mode 2		
	02E0 '	C3 0300'		JP main	;	zum Hauptprop	gram	0
			5.65					

PAGE

٠

21.04.1982 Seite 3-10

.

; Kommandosequenzen

					; fü	r Sendel	kanal
02E3 ' 02E3 ' 02E4 '	18 12	bsiotab	DEFB DEFB	18H 12H	;	RegO : RegO :	Reset Zeiger auf Reg2 Reset Ext.Stat.Int.
02E5 ' 02E6 '	14	vektor:	DEFS DEFB	1 14H	; Pl ; ->	atz für Reg0 :	unteres Int.Vek.Byte Zeiger auf Reg4 Reset Ext.Stat.Int.
02E7 '	CC		DEFB	OCCH	; ; :	Reg4 :	2 Stopb. oHne Parity
02E8'	15		DEFB	15H	; ->	RegO :	Zeiger auf Reg5 Reset Ext.Stat.Int.
02E9 ' 02EA '	68 13		DEFB DEFB	68H 13H	; -> ; ->	Reg5 : Reg0 :	8 Bit/Z. Sender frei Zeiger auf Reg3 Reset Ext.Stat.Int.
EB' 02EC'	C1 11		DEFB DEFB	0C1H 1 1H	; -> ; ->	Reg3 : Reg0 :	8 Bit/Z. Empf. frei Zeiger auf Reg1 Reset Ext.Stat.Int.
C2ED'	1F		DEFB	1FH	; -> :	Reg1 :	Int. frei Handshake Status affects Vektor
000B		btablen	EQU :	\$-bsiotab	•		

PAGE

21.04.1982 Seite 3-11

. 3 2

			; für Empfangskanal
02EE' 02EE' 02F0' 02F0' 02F1' 02F2' 02F3' 02F3' 02F5' 02F6'	18 14 CC 15 68 13 C1 11	asiotab: DEFB 18H DEFB 14H DEFB 0CCH DEFB 15H DEFB 15H DEFB 13H DEFB 13H DEFB 0C1H DEFB 11H DEFB 1FH	asiotab ist identisch zu bsiotab. Ledigilch der Int.vektor fehlt, da dieser nur bei Kanal b eingegeben werden kann.
0009		atablen EQU \$-asiotab	
2F7' 2F7' 2F8' 22F8' 22F9' 22F5' 22F5' 22F5' 22F5' 22F5' 22F5'	18 04 4C 05 68 03 C1 01 00	e8tab: DEFB 18H DEFB 04H DEFB 4CH DEFB 05H DEFB 03H DEFB 03H DEFB 01H DEFB 01H DEFB 00H	; für den Monitorkanal ;
0009		c81en EQU \$-c8tab PAGE	

21.04.1982 Seite 3-12

; Hauptprogramm

;

0300 ' 0300 ' 0304 '	FD 21 054A' FD CB 00 C6	main:	LD IY,flaga SET noresp,(IY)	; Vorbereitung für ; timeout
03081 03001	DD 21 003E' CD 0333'		LD IX,hmsg02 CALL putnsg	; Startmeldung ausgeben
030F' 0311' 0313' 0315'	3E 15 D3 83 3E 6A D3 83		LD A,15H OUT (siox1b+2),A LD A,rtson OUT (siox1b+2),A	; RTS Signal ; des Senders ; setzen
۲ 17 ۲ 19 ۲	06 00 10 FE		LD B,0 DJNZ \$; warten auf Reaktion
031B' 031F'	FD CB 00 46 28 OF		BIT noresp,(IY) JR Z,traend	; hat Empf. geantwortet 3 ; wenn ja
0321' 0325' 0328' 032A' 032C' 032C'	DD 21 0064' CD 0333' 3E 15 D3 83 3E 68 D3 83		LD IX,hmsg03 CALL putmsg LD A,15H OUT (siox1b+2),A LD A,rtsoff OUT (siox1b+2),A	; wenn nicht, ; Meldung machen ; und ; RTS Signal ; des Senders ; zurücksetzen
0330' 0330' 0330' 0331'	76 18 FD	traend: stop:	HALT JR stop	·

PAGE



21.04.1982 Seite 3-13

----; putmsg: 0333' LD A,(IX) DD 7E 00 122331 ; Meldung fertig ? CP 0 0336' 0338' FE 00 ; wenn ja JR Z, putend 28 OE ; wenn nicht, rette A PUSH AF 033A1 F5 wait: 033E' ; und prüfe IN A, (sioc8b+2) C33B' O33D' DB 07 ; ob Kanal frei ist BIT 2,A CB 57 ; wenn nicht, warten JR Z, wait 033F' 28 FA POP AF ; wenn ja 03411 F1 ; Ausgabe des Zeichen: OUT (sioc8b),A 3421 D3 05 ; Zeiger auf nächstes ; Zeichen stellen INC IX 3441 DD 23 JR putmsg 03461 18 EB putend: 03481 RET 03481 C9

....

; Unterprogramm

PAGE

REL. V 1.0 Jannuar 1984

المواد والمحجو بستراء المراقع

					-
		21.04.1982	Seite 3-14		
್ರದೆ ಶುಂಧನನ್ನ ತಿಂದ್ಯಕ್ರಮ ಸಂಗುಕ್ತ ಕ್ರಾಪಕ್ರಮ	ingener sitt Sitterasis (114 Otterasis) Titeragi bess	; Inter ; =====	rupt Service Routinen		
γου γεγονου γεταγραφία γ α γ α γ α γ α γ α γ α γ α γ α γ α γ	යකි. 1 තිබා 1	; ISR1: ;	External Status Change	Empfänger	
03491 03491 034A1 034B1 034C1 034D1 034F1	F5 C5 D5 E5 DD E5 FD E5	exinta:	PUSH AF PUSH BC PUSH DE PUSH HL PUSH IX PUSH IY		-
0351 ' 0353 ' 55 '	3E 10 D3 82 DB 82		LD A,10H OUT (siox1a+2),A IN A,(siox1a+2)	; muß sein,wegen ; Reset Ext.Stst.Int ; lesen Statusreg.O	
0357 ' 0357 ' 0358 ' 035F '	FD 21 054A' FD CB 00 6E 20 15	achkets	: LD IY,flaga BIT cts,(IY) JR NZ,aocts1	; prüfe alten CTS Zustand ; wenn gesetzt	
03611 03611 03631	CB 6F 28 22	aocts0:	BIT cts,A JR Z,achkdcd	; wenn nicht gesetzt, ; prüfe jetzigen Zustand ; wenn gleich, prüfe DCD	
0365 ' 0365 ' 0369 ' 036D ' 9371 ' 9374 '	FD CB 00 EE FD CB 00 86 DD 21 01F8' CD 0333' 18 54	acts0_1	: SET cts,(IY) RES noresp,(IY) LD IX,emsg11 CALL putmsg JR achkend	; wenn ungleich, ; speichere neues CTS ; verhindere timeout ; und gib ; Warnung "nicht impl."	
، 76° 576، 378،	CB 6F 20 0D	aocts1:	BIT cts,A JR NZ,achkdcd	; CTS gesetzt ; prüfe jetziges CTS ; wenn gleich, prüfe DCD	
037A' 037A' 037E' 0382' 0385'	FD CB 00 AE DD 21 01F8' CD 0333' 18 43	acts1_0 PAGE	RES cts,(IY) LD IX,emsg11 CALL putmsg JR achkend	; wenn nicht, speichere ; neues CTS und gib ; Warnung "nicht impl."	

REL. V 1.0 Jannuar 1984

د الدهم ور موجوعون را در

* . * .

.

21.04.1982 Seite 3-15

· · · · · ·

; wenn CTS unverändert, achkdcd: 03871 ; muß DCD verändert sein! ; prüfe altes DCD BIT dcd,(IY) 0387: FD CB 00 5E ; wenn es gesetzt war 038B' 20 1D JR NZ, aodcd1 ; wenn nicht gesetzt, aodcd0: 038D' ; prüfe jetziges DCD BIT dcd,A 038D1 CB 5F ; wenn gleich, Fehler! JR Z, achkerr 038F' 28 32 1480 1 ; wenn nicht, adcd0_1: 03911 ; speichere neues DCD, SET dcd,(IY) 03911 FD CB 00 DE ; verhindere timeout ; und melde RES noresp,(IY) 03951 FD CB 00 86 LD IX, emsg07 03991 DD 21 013D' ; "Aufforderung erkannt" CALL putmsg 039D' CD 0333' 3E 05 LD A,05H 03A0' D3 82 3E E8 OUT (siox1a+2),A 03A2' ; aktiviere anschließend A4 1 LD A, dtron ; die DTR-Leitung 3A6 1 D3 82 OUT (siox1a+2),A 18 20 JR achkend U3A81 ; altes DCD ist gesetzt 'AAEO aodcd1: BIT dcd,A ; prüfe jetziges DCD 03AA' CB 5F JR NZ, achkerr ; wenn gleich, Fehler! 03AC' 20 15 adcd1_0: ; wenn nicht, 03AE' RES dcd, (IY) ; speichere neues DCD, FD CB 00 9E 03AE' ; und melde "Ende= LD IX, emsg08 DD 21 0172' 03B2' ; meldung erkannt" CALL putmsg 03B6 ' CD 0333' LD A,05H 03B91 3E 05 D3 82 3E 68 OUT (siox1a+2),A 0333 ; deaktiviere anschl. LD A, dtroff 036D' ; DTR-Leitung 038F' D3 82 OUT (siox1a+2),A 18 07 JR achkend 03C11 ; wenn keinerlei Änderung 12220 achkerr: ; Ausgabe "Fehler bei . ن7تر LD IX,emsg09 DD 21 01A8' ; bei Statusänderung" CD 03331 CALL putmsg 03CA' achkend: 1 ADEO FD E1 POP IY 03CC1 POP IX DD E1 03CE1 E1 POP HL 03CF1 POP DE D1 POP BC 03D0' C1 POP AF 03D11 F1 03D21 FB EI - RETI CRD3' ED 4D PAGE

REL. V 1.0 Jannuar 1984

* * * * **

21.04.1982 Seite 3-16

:

; ISR2: External Status Change Sender

03D5 ' 03D5 ' 03D6 ' 03D7 ' 03D8 ' 03D9 ' 03DB '	F5 26.00 C5 26.00 D5 E5 DD E5 FD E5	exintb: PUSH AF PUSH BC PUSH DE PUSH HL PUSH IX PUSH IY	
03DD ' 03DF ' 03E1 '	3E 10 D3 83 DB 83	LD A,10H OUT (siox1b+2),A IN A,(siox1b+2)	; muß sein, wegen ; Reset Ext.Stat.Int. ; lesen Statusreg.0
03E3'	FD 21 0549' FD CB 00 6E 20 1B	behkets: LD IY,flagb BIT ets,(IY) JR NZ,boets1	; prüfe alten CTS Zustand ; wenn gesetzt
03ED' 03ED' 03EF'	CB 6F 28 28	bocts0: BIT cts,A JR Z,bchkdcd	; wenn nicht gesetzt, ; prüfe jetzigen Zustand ; wenn gleich, prüfe DCD
03F1' 03F1' 03F5' 03F9' 03F9'	FD CB 00 EE FD CB 00 86 DD 21 0088' CD 0333'	bcts0_1: SET cts,(IY) RES noresp,(IY) LD IX,smsg04 CALL putmsg	; wenn ungleich, ; speichere neues CTS ; verhindere timeout ; und gib ; Meldung "CTS aktiv"
0400 * 0403 * 0404 *	2A 054B' 7E D3 81	LD HL,(source) LD A,(HL) OUT (siox1b),A	; anschließend ; erstes Zeichen an ; Sender ausgeben
01/06 1	18 40	JR bchkend	
_4081 04081 040A1	CB 6F 20 0D	bocts1: BIT cts,A JR NZ,behkded	; prüfe jetziges CTS ; wenn gleich, prüfe DCD
040C' 040C' 0410' 0414' 0417'	FD CB 00 AE DD 21 00F2' CD 0333' 18 2F	bcts1_0: RES_cts,(IY) LD_IX,smsg06 CALL_putmsg JR_bchkend PAGE	; wenn nicht, speichere ; neues CTS und gib ; Meldung "CTS deaktiv"

21.04.1982 Seite 3-17

04191 bchkdcd: 04191 FD CB 00 5E BIT dcd,(IY) 041D* 20 11 JR NZ, boded1 041F1 bodcd0: 041F1 CB 5F BIT dcd,A 04211 28 1E JR Z, bchkerr 0423 ' bdcd0_1: 0423' FD CB 00 DE SET dcd,(IY) 04271 DD 21 0222' LD IX, smsg12 CD 0333' CALL putnsg 042B' 042E' 18 18 JR bchkend 14301 bodcd1: 4301 CB 5F BIT dcd,A 4321 20 OD JR NZ, bchkerr 04341 bdcd1_0: 04341 FD CB 00 9E RES dcd,(IY) 04381 DD 21 0222' LD IX, smsg12 04301 CD 0333' CALL putnisg 043F1 18 07 JR bchkend 04411 bchkerr: 04411 DD 21 01D0' LD IX, smsg10 04451 CD 0333' CALL putnsg 04481 bchkend: 04481 FD E1 POP IY 044A1 DD E1 POP IX 044C' E1 POP HL POP DE 044D' D1 `'4E' C1 POP BC 4451 F1 POP AF 04501 EI FB 04511 ED 4D RETI

; wenn CTS unverändert, ; muß DCD verändert seind-; prüfe altes DCD ; wenn es gesetzt war area ; wenn nicht gesetzt, Base ; prüfe jetziges DCD ; wenn gleich, Fehler bare ; wenn nicht, ; speichere neues DCD ; und melde ; "nicht impl. ISR" EO 1200 ; altes DCD ist gesetzt ; prüfe jetziges DCD ; wenn gleich, Fehler! ; wenn nicht, ; speichere neues DCD, ; und melde ; "nicht impl. ISR" and a second sec 1120 ; wenn keinerlei Anderung, ; Ausgabe "Fehler bei ; bei Statusänderung" در. ایتا ا - 20 ... A - 320 ن بېرا را . mi 2040 -2720

57:40

REL. V 1.0 Jannuar 1984

PAGE



;

Same a المدينة . الماني الميشاني المريكة المريكة . الماني المريكة .

21.04.1982 Seite 3-18

.

		; ISR3 ;	Zeichen beim Empfä	nger verfügbar
0453 1 0453 1 0454 1 0455 1 0457 1	F5 E5 DB 80 2A 054DT	rf_int: Section A (Section) A (Section)	PUSH AF PUSH HL IN A,(siox1a) LD HL,(target)	; Zeichen holen ; Speicherzeiger abrufen
045A* 045B 045C	23 22 054D1	신 아무지 같이 무지 말했다.	LD (HL),A INC HL LD (target),HL	; Zeichen ablegen ; Zeiger weiterschalten ; und rückspeichern
045F1 04601	E1 F1		POP HL POP AF	
.61 ' ` 1 62 '	FB ED 4D		EI RETI	
0464 ' 0464 ' 0465 ' 0466 ' 0467 ' 0468 '	F5 55 55 55 55 55 55 55 55 55 55 55 55 5	; ISR4 ; te_int:	Sendepuffer leer PUSH AF PUSH BC PUSH DE PUSH HL PUSH IX PUSH IX PUSH IY	
046C 0470 ''71 -75 -476 0477	ED 5B 054F' 1B ED 53 054F' 7B E2 28 0C	1 (1984) 2 - Starris (1994) 1 - Starris (1994) 1 - Starris (1994) 1 - Starris (1994)	LD DE,(range) DEC DE LD (range),DE LD A,E OR D JR Z,resrts	; Zeichenzähler abrufen ; decrementieren ; und rückspeichern ; alle Zeichen übertr.? ; wenn ja
0479' 047C' 047D' 0480' 0481' 0483'	2A 054B' 23 22 054B' 7E D3 81 18 13		LD HL,(source) INC HL LD (source),HL LD A,(HL) OUT (siox1b),A JR te_end	; wenn nicht, hole ; Zeiger, incrementiere ; speichere zurück ; hole Zeichen ; und gebe es aus

REL. V 1.0 Jannuar 1984

PAGE



		a e sans	
0485' 0485' 0487' 0489' 0485' 0485' 0485'	3E 28 D3 83 3E 05 D3 83 3E 68 D3 83	resrts: LD A,respin OUT (siox1b+2),A LD A,05H OUT (siox1b+2),A LD A,rtsoff OUT (siox1b+2),A	storniere evtler Tht.
0491 ' 0495 '	DD 21 00BB' CD 0333'	LD IX, smsg05 CALL putnsg	und melde "RTS deaktiviert"
04981 04981 04941 04901 .9D1 .9D1 .9D1 .921 049F1	FD E1 DD E1 E1 D1 C1 F1	te_end: POP IY POP IX POP HL POP DE POP BC POP AF	
04A0 ' 04A1 '	FB ED 4D	EI RETI	
		; ISR5 Nicht implementierte ISR ;	C 464 * C 464 * * * * * C 465 * * C3 C 465 * * C3 C 465 * * C3
04A3 ' 04A3 ' 04A4 '	F5 DD E5	notimp: PUSH AF PUSH IX	87 48 48 48 48 48 48 48 48 48 48 48 48 48
0446 ' 0448 ' 0448 ' 146 '	3E 30 D3 83 D3 82 DD 21 024C' CD 0333'	LD A,reserr OUT (siox1b+2),A OUT (siox1a+2),A LD IX,msg13 CALL putmsg	; storniere Fehler ; melde "nicht ; impl. Funktion"
04B3 ' 04B5 '	DD E1 F1	POP IX POP AF	
0486 ' 0487 '	FB ED 4D	RETI PAGE	0430 777 04211 9788 0453 778

.

	21.04.1982 S	eite 3-20	
	; Stackbe	reich und Datenbereich	
04B91 05391	, Di stack:	EFS 80H	
		EFS 10H	
05491 054A1	flagb: D flaga: D	EFS 1H EFS 1H	
054Bi 054Di 054Fi	source: D target: D range: D	EFS 2H EFS 2H EFS 2H	
	E	ND _	
	in a star series and s Martine Series and s		
		• .	
 Construction Const			
and a second and a second a se The second a second a The second a second a The second a se			

	the first start of the start of	
	21.04.1982 Seit	e S
Macros:	n an an an Anna Anna Anna Anna Anna Ann Anna Anna	
Symbole:	1013년 	
0357' ACHKCTS 03C3' ACHKERR 0391' ADCDO_1 0376' AOCTS1 02EE' ASLOTAB 0419' BCHKDCD 03F1' BCTSO_1 0434' BDCD1_C 041F' BODCDO 000B BTABLEN 0008 CTCCON 008 CTCCON 039 CTCX11 0549' FLAGB 0064' HMSG03 0275' IN1CPU 028B [±] INTTAB 024C' MSG13 0348' PUTEND 0030 RESERR 0453I' RF_INT 9080 R_DATA 0081 SIOX1B 00F2' SMSG06 054B' SOURCE 9000 S_DATA 0464I' TE_INT 033B' WAIT	0387' ACHKDCD 0365' ACTSO_1 03AE' ADCD1_0 038D' AODCD0 0009 ATABLEN 0448' BCHKEND 040C' BCTS1_0 03ED' BOCTS0 0430' BODCD1 0009 C8LEN 0047 CTCMOD 0005 CTS 00E8 DTRON 01A8' EMSG09 03D5I' EXINTB 0006' HMSG01 027E' INI 027E' INICTC 0080 LENGTH 0000 NORESP 0333' PUTMSG 0028 RESPIN 0068 RTSOFF 0005 SIOC8B 0088' SMSG04 01D0' SMSG10 0539' STACK 054D' TARGET 0330' TRAEND	03CA: ACHAEND 037A' ACTS1_0 0361' AOCTS0 03AA' AODCD1 03E3' BCHKCTS 0441' BCHKERR 0423' BDCD0_1 0408' BOCTS1 02E3' ESIOTAB 02F7' C8TAB 0088 CTCX10 0003 DCD 013D' EMSG07 01F8' EMSG11 054A' FLAGA 003E' HMSG02 02AC' INIALG 028A' INISIO 0300' MAIN 04A3I' NOTIMP 054F' RANGE 0485' RESRTS 006A RTSON 0080 SIOX1A 00BB' SMSG05 0222' SMSG12 0330' STOP 0498' TE_END 02E5' VEKTOR
Keine Fehler		9

•

Notan di si si si si si		i v modelni o o v vlavno no vy	n an an ann an Anna an		·
		17.03.19	182	Seite 1	
			- 1 9 2	TITLE SIO SUBITL 17.03.82	2BA
			; Intern ; =====	rupttabelle des	Programms SIO
·	and that Mattada	18010 13000	; extern	ne Referenzen EXTERNAL te_in	t,exintb,rf_int,exinta,notimp
			; globa ;	Le Definitionen GLOBAL inttab	· · · ·
000 1 000 1 000 1 002 1 002 1 004 1 005 1	0000* 0000* 0000* 0000*		inttab: intabb:	DEFW te_int DEFW exintb DEFW notimp DEFW notimp	; Tabelle für Kanal b (Sender) ; Sendepuffer leer ; Statusänderung ; nicht implementiert ; nicht implementiert
0081 0081 0041 00C1 00C1	0000* 0000* 0000* 0000*	•	intaba:	DEFW notimp DEFW exinta DEFW rf_int DEFW notimp	; Tabelle für Kanal a (Empänger ; nicht implementiert ; Statusänderung ; Zeichen im Empfänger verfügba ; nicht implementiert
				END	

٠.

REL. V 1.0 Jannuar 1984 an an ananan maran a sa sa marana a sa sa ma

i she ullasarah Q+EA

	artsi (S	et. 55. ()	
SIO 17.03.82BA	17.03.1982 Seit	e S	
Macros: A.	జుంజులు బాణు జూజులు జుంబాజు వి రాజు సంగ్రీ కార్యం కారాజులు కారాజు వి		
000A* EXINTA 0000' INTABB 000C* RF_INT	0002* EXINTB 0000I' INITAB 0000* TE_INT	0008 ' 000E*	INTABA NOTIMP
Keine Fehler	00 - 102 1842 - 5 (550 52 - 5 - 7 102 1842 - 5 (550 52 - 5	·	
	GLORAL		
	identici idealai idealai ideal (1720 ideal (1720) ideal (1720) ideal (1720)		ಿಲೇ ೧೯೭೫ ೧೮೦⁴ ೧೮೦%
	entroise DICA Interne Contra Filo Contra Filo DICA Antonio		*000\ *000\ *001(*001)
• •			
	. •		

*

•