IEEE 488.2 Controller Chip — Drop-In Replacement for NEC µPD7210

NI NAT7210

- Available as RoHS-compliant
- Pin-compatible with NEC µPD7210
- Software-compatible with NEC µPD7210 or TI TMS9914A controller chips
- Low power consumption
- Meets all IEEE 488.2 requirements
 - Bus line monitoring
 - Preferred implementation of requesting service
 - Sends no messages when there are no listeners
- Performs all IEEE 488.1 interface functions SH1, AH1, T5 or TE5, L3 or LE3, SR1, RL1, PP1, PP2, DC1, DT1, C1, C2, C3, C4, C5
- Reduces driver overhead Does not lose a data byte if ATN is asserted while transmitting data
- Static interrupt status bits that do not clear when read

- Programmable data transfer rate (T1 delays of 350 ns, 500 ns, 1.1 µs, and 2 µs)
- Automatic EOS and/or NL message detection
- Direct memory access (DMA)
- Automatically processes IEEE 488 commands and reads undefined commands
- Programmable compatible with bus transceivers (T1, National Semiconductor, Motorola, and Intel)
- TTL-compataible CMOS device
- Programmable clock rate up to 20 MHz



Overview

The National Instruments NAT7210 is a 40-pin DIP drop-in replacement part for the NEC μ PD7210. The NAT7210 is 100 percent register and pin-compatible with the NEC μ PD7210 on power up and has additional features present on the NAT4882 IEEE 488.2 controller chip. Thus, the NAT7210 can perform all the interface functions defined by the ANSI/IEEE Standard 488.1-1987 and meets the additional requirements and recommendations of ANSI/IEEE Standard 488.2-1987. The NAT7210 performs complete IEEE 488 talker, listener, and controller functions.

On power up, the NAT7210 contains the complete register set of the NEC µPD7210, but is capable of complete IEEE 488.2 controller functionality through software. An instrument developer can take advantage of IEEE 488.2 with minimal software modifications, yet retain the 40-pin hardware configuration. The default clock input is 8 MHz; however, other input values up to 20 MHz are software-selectable in the NAT7210 for increased performance. The NAT7210 can also switch to the TI 9914 register-compatible mode with a software command.

IEEE 488 instrument manufacturers looking for alternatives to existing NEC μ PD7210 chip suppliers and/or planning to upgrade their designs to IEEE 488.2 without hardware changes should consider using the NAT7210. Because the NAT7210 can accept faster clock inputs, performance increases without many firmware changes.

General

The NAT7210 manages the IEEE 488 bus. You program the IEEE 488 bus by writing control words into the appropriate registers. CPU-readable status registers supply operational feedback. The NAT7210 mode determines the function of these registers. When in 7210 mode, the registers resemble the μ PD7210 register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. In this mode, the NAT7210 is completely pin compatible with the NEC μ PD7210. When in 9914A mode, the registers resemble the TMS9914A register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. Figure 2 shows the key components of the NAT7210.

RoHS Compliance

The NAT7210 is currently available from NI both in a standard package and as a RoHS-compliant chip. The chips can be ordered using the part numbers shown in the Ordering Information box below. The RoHS-compliant parts are identified through the added "F" at the end of the part number and the chip itself is marked with an e3 inside an ellipse to indicate a matte pure tin finish on the leads, in accordance with the marking recommendations defined in JEDEC JESD97.

The RoHS-compliant NAT7210 meets industry requirements for baking and maximum solder reflow temperature. The baking requirements are outlined in JEDEC J-STD-033, and



NI recommends using the solder reflow profile as shown in IPC/JEDEC J-STD-020C with a peak temperature of 260 °C, the maximum temperature they can withstand.

Ordering Information

NI NAT7210BPD (40-pin DIP package) RoHS-compliantNAT7210BPDF-9 Non RoHS-compliant.....NAT7210BPD-9 Sample kit (RoHS-compliant, 2 ASICs).......776730-11

Visit *ni.com* for a detailed reference manual & specifications.

BUY NOW!

For complete product specifications, pricing, and accessory information, call (800) 813 3693 (U.S.) or go to **ni.com/gpib**.

T/R1 🗖 1	\bigcirc	40 🗆 VCC
T/R2 🗖 2		39 🗆 EOI
CLK 🗆 3		38 🗆 NDAC
RESET 🛛 4		37 🗆 NRFD
T/R3 🗖 5		36 🗆 🗖 🗛
DRQ 🗆 6		35 🗆 DIO8
DACK 🗆 7		34 🗆 DIO7
CS 🗆 8		33 🗆 DIO6
RD 🗆 9	Ę	32 🗆 DIO5
WR 🗆 10	AT72	31 🗆 DIO4
INT 🗖 11		30 🗆 DIO3
D0 🗖 12		29 🗆 DIO2
D1 🗖 13	\rightarrow	28 🗆 DIO1
D2 🗖 14		27 🗆 SRQ
D3 🗖 15	;	26 🗆 ATN
D4 🗖 16	;	25 🗆 REN
D5 🗖 17	,	24 🗆 IFC
D6 🗖 18	;	23 🗆 RS2
D7 🗖 19)	22 🗆 RS1
GND 🗆 20)	21 🗆 RS0

Figure 1. NAT7210 Pin Configuration






Figure 2. NAT7210 Block Diagram

Pin Descriptions

The following table describes the NAT7210 pins. For more information refer to the NAT7210 Reference Manual available at ni.com.

Pin Identification

Pin No.	Mnemonic	Туре	Description				
19, 18, 17, 16,	D(7-0)	I/O	Bidirectional 3-state data bus transfers commands, data, and status between the				
15, 14, 13, 12			NAT7210 and the CPU				
23, 22, 21	RS(2-0)	1	The register selects determine which register to access during a read or write operation				
8	CS*	1	Chip select gives access to the register selected by a read or write operation and the				
			register selects RS(2-0)				
9	RD*	1	With the read input, you can place the contents of the register that RS(2-0) and CS*				
			selects onto the data bus D(7-0)				
10	WR*	I†	The write input latches the contents of the data bus D(7-0) into the				
			register that RS(2-0) selects				
7	DACK*	l‡	The DMA acknowledge signal selects the DIR or CDOR for the				
			current read or write cycle				
6	DRQ	0	The DMA Request output asserts to request a DMA acknowledge cycle				
3	CLK		The CLK input can be up to 20 MHz				
4	RESET	1	Asserting the reset input places the NAT7210 in an initial, idle state				
11	INT	Ot	The Interrupt output asserts when one of the unmask interrupt conditions is true				
24	IFC*	I/O ^t	Bidirectional control line initializes the IEEE 488 interface functions				
25	REN*	I/O [†]	Bidirectional control line selects either remote or local control of devices				
26	ATN*	I/O [†]	Bidirectional control line indicates whether data on the DIO lines is an				
			interface or device-dependent message				
27	SRQ*	I/ O ^t	Bidirectional control line requests service from the Controller				
35, 34, 33, 32,	DIO(8-1)*	I/O	8-bit bidirectional IEEE 488 data bus				
31, 30, 29, 28							
36	DAV*	I/O [†]	Handshake line indicates that the data on the DIO(8-1)* lines is valid				
37	NRFD*	I/ O ^t	Handshake line indicates that the device is ready for data				
38	NDAC*	I/ Ot	Handshake line indicates the completion of a message reception				
39	EOI*	I/O [†]	Bidirectional control line indicates the last byte of a data message or				
			executes a parallel poll				
1	T/R1	0	Talk Enable controls the direction of the IEEE 488 data transceiver				
5	T/R3	0	These pins are the input/output control for the IEEE 488 transceivers				
2	T/R2						
40	VCC	-	Power pin +5 V (±5%)				
20	GND	-	Ground pin – 0 V				
† The pin contains an interna	I pull-up resistor of 25 to 100) kΩ.					
* Active low.							

Table 1. NAT7210 APD Pin Configuration

Mechanical Data




Figure 3. Mechanical Data 40-Pin Plastic DIP

7210 Mode Registers

In 7210 mode, the NAT7210 registers include all the NEC μ PD7210 registers plus two types of additional registers – extra auxiliary registers and paged-in registers. You write the extra auxiliary registers the same as standard μ PD7210 auxiliary registers. Upon issuing an auxiliary page-in command, the paged-in registers appear at the same offsets as existing μ PD7210 registers. At the end of the next CPU access, the chip pages out the paged-in registers. The following table lists all the registers in the 7210 mode register set.

For programming information, refer to the *NAT7210 Reference Manual* available at ni.com.

7210 Register Set

Register	PAGE-IN	A(2-0)	WR*	RD*	CS*	DACK*
Data-in	U	000	1	0	0	1
Data-in	Х	ХХХ	1	0	Х	0
Command/data-out	U	000	0	1	0	1
Command/data-out	Х	ХХХ	0	1	Х	0
Interrupt status ¹	U	001	1	0	0	1
Interrupt mask ¹	U	001	0	1	0	1
Interrupt status ²	U	010	1	0	0	1
Interrupt mask ²	U	010	0	1	0	1
Serial Poll status	Ν	011	1	0	0	1
Serial Poll mode	Ν	011	0	1	0	1
Version	Р	011	1	0	0	1
Internal counter ²	Р	011	0	1	0	1
Address status	U	100	1	0	0	1
Address mode	U	100	0	1	0	1
Command pass through	Ν	101	1	0	0	1
Auxiliary mode	U	101	0	1	0	1
Source/acceptor status ⁺	Р	101	1	0	0	1
Address 0	Ν	1 1 0	1	0	0	1
Address	Ν	1 1 0	0	1	0	1
Interrupt status 0 ⁺	Р	1 1 0	1	0	0	1
Interrupt mask 0 ⁺	Р	1 1 0	0	1	0	1
Address ¹	Ν	111	1	0	0	1
End-of-string	Ν	1 1 1	0	1	0	1
Bus status ⁺	Р	1 1 1	1	0	0	1
Bus control ⁺	Р	111	0	1	0	1

Notes for the Page-In column

 $\mathsf{U}=\mathsf{The}\ \mathsf{page-in}\ \mathsf{auxiliary}\ \mathsf{command}\ \mathsf{does}\ \mathsf{not}\ \mathsf{affect}\ \mathsf{the}\ \mathsf{register}.$

 $\mathsf{N}=\mathsf{The}$ register offset is always valid except for immediately after a page-in auxiliary command.

P = The register is valid only immediately after a page-in auxiliary command. The 't' symbol denotes features (such as registers and auxiliary commands) that are not available in

the µPD7210.

9914 Mode Registers

In 9914 mode, the NAT7210 registers consist of all the TI TMS9914A registers and two types of additional registers – newly defined registers and paged-in registers. The NAT7210 maps the newly defined registers into the unused portion of the 9914 address space. Each paged-in register appears at offset two immediately after you issue an auxiliary page-in command and remains there until you either page another register into the same space or issue a reset. The following table lists all the registers in the 9914 register set. See the *NAT7210 Reference Manual* available at ni.com for more information.

9914 Register Set

Register	Page In	RS(2	-0)	WR*	RD*	CS*	DACK*
Interrupt status 0	U	0 0	0	1	0	0	1
Interrupt mask 0	U	0 0	0	0	1	0	1
Interrupt status 1	U	0 0	1	1	0	0	1
Interrupt mask 1	U	0 0	1	0	1	0	1
Address status	U	0 1	0	1	0	0	1
Interrupt mask 2 ⁺	Р	0 1	0	0	1	0	1
End-of-string ⁺	Р	0 1	0	0	1	0	1
Bus control ⁺	Р	0 1	0	0	1	0	1
Accessory	Р	0 1	0	0	1	0	1
Bus status	U	0 1	1	1	0	0	1
Auxiliary command	U	0 1	1	0	1	0	1
Interrupt status 2 ⁺	Р	1 0	0	1	0	0	1
Address	U	1 0	0	0	1	0	1
Serial poll status ⁺	Р	1 0	1	1	0	0	1
Serial poll mode	U	1 0	1	0	1	0	1
Command pass thru	U	1 1	0	1	0	0	1
Parallel poll	U	1 1	0	0	1	0	1
Data-in	U	1 1	1	1	0	0	1
Data-in	U	ХХ	Х	1	0	Х	0
Command/data-out	U	1 1	1	0	1	0	1
Command/data-out	U	ХХ	Х	0	1	Х	0
Notes for the Page-In colur	nn						

U = Page-in auxiliary commands do not affect the register offset.

P = The register offset is valid only after a page-in auxiliary command.

The 't' symbol denotes features (such as registers and auxiliary commands) that are not available in the TMS9914A.

DC Characteristics

TA₀ to 70 °C; V_{CC} = 5 V \pm 5%

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Condition
Voltage input low	VIL	-0.5	+0.8	V	
Voltage input high	VIH	+2.0	VCC	V	
Voltage output low	VOL	0	0.4	V	
Voltage output high	VOH	+2.4	VCC	V	
Input/output leakage current		-10	+10	μA	without internal
					pull up
Input/output leakage current		-200	+200	μA	with internal
					pull up
Supply current			45	mA	
Output current low	IOL	2		mA	V0L = 0.4 V
All pins except T/R1					
T/R1	IOL	4		mA	V0L = 0.4 V
Input current low/high	IIL		-0.5	mA	
Output current high	IOH	-1	mA	VOH = VCC - 0.5 V	
Supply voltage	VCC	4.75	5.25	V	

Capacitance

TA₀ to 70 °C; $V_{CC} = 5 \text{ V} \pm 5\%$

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Condition
Input capacitance	Cin		10	рF	
Output capacitance	Cout		10	рF	
I/O capacitance	CI/O		10	pF	

Absolute Maximum Ratings

Property	Range			
Supply voltage, VCC	-0.5 to +6.0 V			
Input voltage, VI	-0.5 to VCC +0.5			
Operating temperature, TOPR	0 to +70 °C			
Storage temperature, TSTG	-40 to +125 °C			
Comment - exposing the device to stresses	s above those listed could cause permanent			
damage. The device is not meant to be operated under conditions outside the limits				
described in the operational section. Exposure to absolute maximum rating conditions				
for extended periods may affect reliability.				


AC Characteristics


TA₀ to 70 °C; $V_{CC} = 5 \text{ V} \pm 5\%$

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Condition
Address hold from RD ↑, WR ↑	t _{AH}	0		ns	
Address setup to $\overline{RD} \downarrow \overline{WR} \downarrow$	t	0		ns	
Data float from RD ↑	t _{or}		25	ns	
Data delay from $\overline{RD}\downarrow$	t _{on}		80	ns	DACK = 0
DRQ unassertion	t _{ou}		25	ns	
Data delay from $\overline{\text{RD}} \downarrow$	t _{RD}	85	ns	CS = 0	
RD recovery width	t _{ee}	120		ns	
RD pulse width	t _{ew}	85		ns	
Data setup to $\overline{WR}\!\!\uparrow$	t _{ws}	60		ns	
Data hold from WR ↑	t _{wn}	0		ns	

RS2-RS0 CS RD D7-D0 VALID

Timing Waveforms








Figure 6. CPU Write




Figure 5. DMA Read

Figure 7. DMA Write

Source Handshake

		Limits		Test
Parameter	Symbol	Min	Max	Condition
NDAC [↑] to DAV [↑]	t _{ND}		40	
NDAC [↑] to INT [↑]	t _{NI}		40	INT (DO IE Bit = 1)
or DRQ 🕇				DRQ (DMAO Bit = 1)
\overline{WR} to \overline{DAV}	t _{wp}	2,000	2,125	2 µs T1
				(8 MHz, 50% duty)
WR↑ to DAV ↓	t _{wp}	1,125	1,250	1.1 μs T1
				(8 MHz, 50% duty)
WR ↑ to DAV ↓	t _{wp}	500	625	500 ns T1
				(8 MHz, 50% duty)
WR↑ to DAV↓	t _{wp}	375	500	350 ns T1
				(8 MHz, 50% duty)




Figure 8. Source Handshake

Acceptor Handshake

		Limits		Test
Parameter	Symbol	Min	Max	Condition
DAV ↓ to NDAC ↑	t _{DD}		225	8 MHz 50% duty
DAV ↑ to NDAC ↓	t _{or}		20	
DAV ↓ to INT ↑ or DRQ ↑	t _{NI}		116	INT (DIIE Bit = 1),
				DRQ (DMAI Bit = 1)
				8 MHz, 50% duty
$\overline{\text{DAV}} \downarrow \text{to } \overline{\text{NRFD}} \downarrow$	t _{DR}		25	
RD ↑ to NRFD ↑	t _{NR}		30	Read of DIR, not
				in Holdoff state




Figure 9. Accepter Handshake

Response to ATN

		Limits		Test
Parameter	Symbol	Min	Max	Condition
ATN ↑to NRFD ↓	t		35	Acceptor handshake
				Holdoff
ATN↓to NDAC↓	t _{an}		35	$AIDS \rightarrow ANRS$
ATN↓to TE↓	t _{ar}		30	TACS \rightarrow TADS




Figure 10. Response to WATN

Parallel Poll

		Limits		Test
Parameter	Symbol	Min	Max	Condition
$\overline{EOI} \downarrow$ to \overline{DIO} valid	t _{ed}		90	PPSS > PPAS
EOI ↓ to TE ↑	t _{er}		25	PPSS > PPAS
EOI ↑ to TE↓	t _{re}		25	PPAS > PPSS





Figure 11. Parallel Poll



IEEE 488.2 Controller Chip — Drop-In Replacement for NEC µPD7210

Figure 12. Typical CPU Systems wih NAT7210

NI Services and Support



NI has the services and support to meet your needs around the globe and through the application life cycle – from planning and development through deployment and ongoing maintenance. We offer services and service levels to meet customer requirements in research, design, validation, and manufacturing. Visit ni.com/services.

Training and Certification

NI training is the fastest, most certain route to productivity with our products. NI training can shorten your learning curve, save development time, and reduce maintenance costs over the application life cycle. We schedule instructor-led courses in cities worldwide, or we can hold a course at your facility. We also offer a professional certification program that identifies individuals who have high levels of skill and knowledge on using NI products. Visit ni.com/training.

Professional Services

Our Professional Services Team is comprised of NI applications engineers, NI Consulting Services, and a worldwide National Instruments Alliance Partner program of more than 600 independent consultants and integrators.



Services range from start-up assistance to turnkey system integration. Visit ni.com/alliance.

OEM Support

We offer design-in consulting and product integration assistance if you want to use our products for OEM applications. For information about special pricing and services for OEM customers, visit ni.com/oem.

Local Sales and Technical Support

In offices worldwide, our staff is local to the country, giving you access to engineers who speak your language. NI delivers industry-leading technical support through online knowledge bases, our applications engineers, and access to 14,000 measurement and automation professionals within NI Developer Exchange forums. Find immediate answers to your questions at ni.com/support.

We also offer service programs that provide automatic upgrades to your application development environment and higher levels of technical support. Visit ni.com/ssp.

Hardware Services

NI Factory Installation Services

NI Factory Installation Services (FIS) is the fastest and easiest way to use your PXI or PXI/SCXI combination systems right out of the box. Trained NI technicians install the software and hardware and configure the system to your specifications. NI extends the standard warranty by one year on hardware components (controllers, chassis, modules) purchased with FIS. To use FIS, simply configure your system online with ni.com/pxiadvisor.

Calibration Services

NI recognizes the need to maintain properly calibrated devices for high-accuracy measurements. We provide manual calibration procedures, services to recalibrate your products, and automated calibration software specifically designed for use by metrology laboratories. Visit ni.com/calibration.

Repair and Extended Warranty

NI provides complete repair services for our products. Express repair and advance replacement services are also available. We offer extended warranties to help you meet project life-cycle requirements. Visit ni.com/services.

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. A National Instruments Alliance Partner is a business entity independent from NI and has no agency, partnership, or joint-venture relationship with NI.