

XEROX[®]

TECHNICAL REFERENCE MANUAL

Xerox Professional Computer

Copyright © 1984 Xerox Corporation. All rights reserved.

9R80758

Reprint permission granted by Zilog, Inc. for Zilog Reprint on pages 49-108.

Reprint permission granted by Shugart Associates for SA 1403D Controller Reprint on pages 253-278.

Reprint permission granted by Western Digital for Western Digital Reprint on pages 279-302.

Zilog, Z80®, and Z80-A are trademarks of Zilog, Inc., with whom the publisher is not associated.

8086 is a trademark of Intel Corporation.

IBM, IBM PC, and IBM PCXT are trademarks of International Business Machines.

Xerox®, 820™, 820-II™, and 16/8™ are trademarks of Xerox Corporation.

CP/M®, CP/M®-80, and CP/M-86® are registered trademarks of Digital Research, Inc..

MS™ is a trademark of Microsoft Corporation.

WARNING: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to Subpart J of part 15 of FCC Rules. Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with the Class B limits may be attached to this computer. Operating with non-certified peripherals is likely to result in interference to radio and TV reception.

WARNING: This equipment generates and uses radio frequency energy and if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference to radio and television reception. It has been type tested and found to comply with the limits for a Class B computing device in accordance with the specifications in Subpart J of part 15 of FCC Rules, which are designed to provide reasonable protection against such interference in a residential installation. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

Reorient the receiving antenna.

Relocate the computer with respect to the receiver.

Move the computer away from the receiver.

Plug the computer into a different outlet so that computer and receiver are on different branch circuits.

If necessary, the user should consult the dealer or an experienced radio/television technician for additional suggestions. The user may find the following booklet prepared by the Federal Communications Commission helpful. This booklet is available from the U.S. GOVERNMENT PRINTING OFFICE, WASHINGTON, D.C. 20402, STOCK NO. 004-000-00345-4.

"HOW TO IDENTIFY AND RESOLVE RADIO-TV PROBLEMS"

Xerox Corporation reserves the right to make improvements to products without incurring any obligation to incorporate such improvements in products previously sold.

THIS PAGE INTENTIONALLY BLANK.

Table of Contents

Introduction

Introduction & Miscellaneous Information

- Hardware Description 2
- Configurations and Product Codes 3,4
- Functional Description 4,5
- Hardware Interface 5,6
- Operating Systems:
 - CP/M-80 6-9
 - CP/M-86 9,10
 - MS-DOS 10,11

Hardware

Miscellaneous Hardware Information

- Dimensions 13
- Electrical Requirements 13
- Operating Environment 13
- Disk Drive Storage 14
- Disk Drive Format 14
- Display Specification, Functional Description,
and General Information 15-17
- System Bus Expansion Slot - Electrical &
Environmental Requirements 18
- Hardware Interface - Connectors:
 - J1 (Disk), J2 (Keyboard), J3 (Printer), J4 (Comm) 19
 - J1 Illustration 20
 - J8 Illustration 21
 - J5, J6 (Power Supplies), J7 (Video Connector) 22
 - J8 (Parallel Connector) 23
 - Parallel Connector Illustration 24
 - J9 (COMM Port Strapping Options) 25
 - J9 (COMM Port Strapping Options) (Etch 2 CPU) 26
 - J13 (System Bus) 27-32
 - J12 (Disk Access) 33-37
 - J1 (Floppy Disk) 38
 - J1 (Rigid Disk) 39

Hardware continued

Theory of Operation

- CPU 41
- ROM and RAM Memory 41
- 6 - 8k ROM Memory 42
- 64k RAM 42
- Counter Timer Circuit 42
- Serial I/O Controller 42
- Serial I/O Ports 42,43
- Parallel I/O Controller 43
- Parallel Port 43
- CRT Controller 43,44
- CRT RAM Memory Allocation 45
- Scroll Register 46
- Speaker 47
- Disk Drive Daughter Board 47
- Rigid Disk Drive Caution 47
- System Bus 48
- Keyboard Interface 48

Zilog Reprint (SIO, PIO, CTC, & CPU Data sheets) 49-108

Schematics:

- #1 Etch 1 CPU - Power Distribution 109
- #2 Etch 1 CPU - CRT Controller 110
- #3 Etch 1 CPU - CRT Controller 111
- #4 Etch 1 CPU - U16, U26, U28, U32, U37-U41, U54,
U57, U58 112
- #5 Etch 1 CPU - U41, U54-U58, U66-U73 113
- #6 Etch 1 CPU - RAM 114
- #7 Etch 1 CPU - CTC 115
- #8 Etch 1 CPU - GP, PIO, SIO 116
- #9 Etch 2 CPU - Power Distribution 117
- #10 Etch 2 CPU - CRT Controller 118
- #11 Etch 2 CPU - CRT Controller 119
- #12 Etch 2 CPU - U16, U26, U28, U32, U37-U41, U54,
U57, U58 120
- #13 Etch 2 CPU - U41, U54-U58, U66-U73 121
- #14 Etch 2 CPU - RAM 122
- #15 Etch 2 CPU - CTC, Keyboard, PIO 123
- #16 Etch 2 CPU - GP, PIO, SIO 124

Hardware continued

#17	Floppy Controller - Power Distribution	125
#18	Floppy Controller	126
#19	Rigid Controller	127
#20	8086 Processor - Power Distribution & Connectors	128
#21	8086 Processor - U21-U24, U29-U32	129
#22	8086 Processor - U27, U33-U42	130
#23	8086 Processor - U1-U16, U18-U20, U25, U26, U28	131
#24	Memory Expansion PWB - 8086	132

Software

Device Initialization

- How the ROM works 133,134
 - Counter Timer Circuit 134
 - System PIO Controller 134
 - General Purpose PIO Controller 135
 - SIO Controller 135
 - Channels A & B Baud Rate Generator 136
- Monitor Commands - Summary Table 137
 - Display Memory, Modify Memory 138,139
 - Extended Memory, Fill Memory 139
 - Copy Memory, Verify Memory Block, Go To 140,141
 - Input, Output 141,142
 - Load From Disk 142
 - Read Disk Sector, Write Disk Sector 143
 - Baud Rate, Typewriter, Host Terminal Mode 144
 - Host Terminal Options 145,146
 - Host Terminal Command Set 147,148
 - Protocol 148,149

Operating System Interface

- Accessing BIOS 151,152
- Logical/Physical Device Mapping 153-155
- I/O Port Assignments 156,157
- ROM Operating System Interface 158
- CRT Entries 158-160
- Execute Physical Driver Entries 161,162
- Printer Entries 163,164
- Communications Entries 165

Software continued

- Keyboard Entries 166
- IOBYTE Directed I/O 167-169
- Programmable Functions 170-176
 - Sample Code Sequence 177-179
- Miscellaneous Functions - Cold, Warm, Getset, Daytim, Config, Start Screen Print 177-182

CRT Control & Interface

- Modes of Operation 183
- Text Character Set 184
- Graphics Character Set 185
- Display Manipulation 186
- Control Sequences 186-188
- Escape Sequences 189-193

Peripherals

Keyboards

- ASCII 195-199
- Low Profile (LPK) 200-206

Disk Drive Specifications 207-212

Disk Parameter Headers 213-218

Disk Formats 219-226

20 & 40 CPS Printers

- 20 CPS Operating Switches 227-230
- 20 CPS Command Codes 231-233
- 20 CPS Command/Control/Hex Code Chart 234
- 20 CPS Specifications 235,236
- 20 CPS Cabling Requirements 236
- 40 CPS - HPRO5 Board 237
- 40 CPS Operating Switches 238-240
- 40 CPS Command Codes 242-244
- 40 CPS Command/Control/Hex Code Chart 245
- 40 CPS Electrical Interface 246-250

Peripherals continued

• 40 CPS Specifications	251-252
• 40 CPS Cabling Requirements	252
SA1403D Manual Reprint	253-278
Western Digital Reprint	279-302

Appendices

A. BIOS Entry Vector Table	A1-A6
B. Monitor Entry Vector Table	B1-B2
C. Documented System Storage & Structures	
• Z80-A Mode 2 Interrupt Vectors	C1, C2
• Keyboard Interface	C1
• Logical to Physical Drive Mapping Table	C2
• Physical Driver Address Table & Request Block	C3
• Time-of-Day and Timer Variables	C4
D. Program Samples	
• How to make Monitor Calls with BASIC	D1-D3
• Bank Program & Switching	D4
E. ROM Listings	E1-E110
• CBIOS	E7-E12
F. Macros & Symbols	F1-F24
G. Cold Start Loader	G1-G6
H. BIOS Jump Table	H1-H18
I. Banked Physical Driver	I1-I12
J. Position-Encoded Keyboard Handler	J1-J38

Appendices continued

- | | |
|---------------------------------|-------|
| K. Code Charts | |
| • Baud Rates | K 1 |
| • Decimal to ASCII to Hex | K 2 |
| L. Additional References | L1-L2 |
| M. Contacts/reference: | M1-M2 |
| • Diablo | |
| • Digital Research | |
| • Microsoft | |
| • Shugart | |
| N. Abbreviations | N1-N2 |

Introduction

The purpose of this manual is to provide technical reference material for the Xerox 820-II and 16/8 Professional Computers for programmers and engineers involved in hardware, software, and interface design. It is also intended for interested persons who have a desire to know how the Xerox 820-II and 16/8 operate and how to access their many features.

A list of the abbreviations and naming conventions used in this manual can be found in Appendix N.

SYSTEM OVERVIEW

The modular design of the 820-II and 16/8 systems enhance the flexibility provided by the operating systems. The combination of operations provided by the system gives it a flexibility that allows it to be tailored to the needs of each user.

Overview of Xerox Personal Computers

Xerox Personal Computers are comprised of four components: display/processor, disk drives, keyboard, and optional printers. Both the 820-II and 16/8 use the CP/M®-80 2.2 Operating System from Digital Research, Inc. Additionally, the 16/8 PC includes CP/M-86® 1.1 and MS™ - DOS Version 2.0 as standard operating systems.

HARDWARE DESCRIPTION

System Board

The system board uses a Zilog Z80-A®-based microprocessor operating on a 4 megahertz clock with 64k RAM and 8k ROM. It is a single-board computer and uses a daughter board to interface with the disk drives. The 820-II is equipped with three user-accessible I/O ports. Two of the ports are located on the back of the display/processor; the third is located on the CPU board. On the back are the printer and the communications ports (both RS232C). The port inside the display is a dual parallel port (most printers and other devices that follow a standard Centronics 36-pin interface can be successfully attached).

The 16/8 has all of the above features as well as an Intel 8086®-based microprocessor operating with a 4.772 megahertz clock. The 8086 is equipped with 128k of RAM which is expandable to 256k total by adding a 128k daughter board to the 8086 board.

The 820-II and 16/8 are capable of having up to 8k of read only memory (four 2k ROMs): the 820-II has 6k of this 8k occupied; the 16/8 uses the full 8K. The last 2k on the 16/8 is used for decoding the position-encoded Low Profile Keyboard. The firmware contained in the ROM is capable of doing such things as executing a one-sector loader from disk; i.e., loading CP/M, emulating a terminal, operating in typewriter mode, etc. The monitor also has other commands that are useful for debugging hardware and software. The mother board also contains a speaker as well as an expansion slot (used by the 16/8 for the 8086 board). There are two types of daughter boards: one interfaces the display/processor to floppy disks and the other interfaces the display/processor to a rigid disk controller.

Display

The display/processor houses the video display, the CPU mother board, the disk drive daughter board, and the 8086 processor board if so configured. The video display is a standard 24 line by 80 characters. It uses a 7 x 10 dot matrix for each character in all text modes and displays white characters on a black screen. For graphics characters, it uses a 4 x 4 pixel resolution. The display attributes can be changed to display either in blink, highlight/lowlight, inverse, or graphics characters.

820-II Display/processor for floppy disks	Product Code #U03
820-II Display/processor for rigid disk	Product Code #U05
16/8 Display/processor for floppy disks	Product Code #H69
16/8 Display/processor for rigid disk	Product Code #H70

Keyboards

The 820-II and 16/8 use either a standard 96-character ASCII or Low Profile keyboards. Both keyboards include additional keys to the right of the keyboard, a 10-key numeric key pad and a set of keys for software control of the cursor. The low profile keyboard also includes 12 function keys that can be software-enabled and other keys such as Accept, Delete, Next, Previous, Home, and Undo.

ASCII Keyboard	Product Code #X928
Low Profile Keyboard	Product Code #G25

Disk Drives

Five disk drive options are offered for the 820-II:

Dual 5¼" single-sided floppy disk drives	Product Code #X929
Dual 5¼" double-sided floppy disk drives	Product Code #T66
Dual 8" single-sided floppy disk drives	Product Code #X973
Dual 8" double-sided floppy disk drives	Product Code #F10
One 10mb rigid disk drive with an 8" double-sided disk drive	Product Code #U07

Three disk drive options are offered for the 16/8:

Dual 8" single sided floppy disk drives	Product Code #X973
Dual 8" double sided floppy disk drives	Product Code #F10
One 10mb rigid disk drive with an 8" double sided disk drive	Product Code #U07

Printers

40 CPS Printer and 20 CPS Printer

As their names imply, the printers have a printing speed of 20 and 40 characters per second (CPS) respectfully. Both printers have a wide range of print styles available. The 20 CPS Printer supports 10, 12, and 15 pitch as well as Proportional Spacing (PS), while the 40 CPS Printer supports either metal or plastic printwheels in 10, 12, 15, and PS. More detailed information on these printers can be found in the Printer section under Peripherals.

The standard RS232C printer connector and dual parallel port are available to interface with many types of serial and parallel printers.

40 CPS Printer
20 CPS Printer

Product Code # D80
Product Code # U01

FUNCTIONAL DESCRIPTION

The 820-II and 16/8 systems are a collection of four components working in unison -- the display, keyboard, disk drives, and printer. The computer itself is housed in the display.

System Monitor - ROM

The system monitor contained within the 8k ROM controls the essential functions of initializing and controlling all system input/output resources, and also provides a number of monitor commands that can be used to assist in programming.

Ports

Three ports are standard on the 820-II and 16/8: two serial ports located at the back of the display unit and an additional dual parallel port inside the display unit. These allow printers, communication devices, and other peripheral equipment to be interfaced with the system.

Operating Systems

The 820-II uses Digital Research's 2.2 CP/M-80 Operating System. The 16/8 can use Digital Research's 2.2 CP/M Operating System, as well as their CP/M-86 1.1 Operating System and Microsoft's MS-DOS 2.0 Operating System. These operating systems provide the user with a general environment for program construction, storage, and editing, along with assembly and program checkout facilities.

CP/M-80 operating system software as implemented on the 820-II and the 16/8 is logically divided into four parts:

ROSR	ROM Operating System Routines (hardware dependent)
BIOS	Basic I/O System (hardware dependent)*
BDOS	Basic Disk Operating System*
CCP	Console Command Processor*

*Disk resident portions of CP/M-80

ROSR provides code in ROM that can be executed without the presence of the CP/M system disk and provides the primitive operations necessary to access the disk drives and to interface with peripherals.

BIOS provides the interface between BDOS and ROSR.

BDOS provides disk management by controlling one or more disk drives containing independent file directories.

CCP provides symbolic interface between the user's console and the remainder of the CP/M system.

HARDWARE INTERFACE

The 820-II and 16/8 are equipped with six input/output connectors. Four are on the back of the display unit and two are inside the display.

Disk Drive

Used for connection of either the 8" or the 5¼" Dual Floppy Drives, or the 8" Rigid Disk Drive. This is determined by the type of disk daughter board installed in the display processor.

Keyboard

Used for connection of either the ASCII or Low Profile keyboard.

Printer

A serial printer can be attached to this RS-232-C connector.

COMM

COMM is a second RS-232-C connector and can be used for a modem.

Parallel Port

A dual parallel port inside the display cabinet is also provided.

Expansion Slot

The expansion slot inside the display cabinet provides all of the Z80-A microprocessor control signals for connection to custom devices for future expansion. This slot is used for the 8086 co-processor if you have a 16/8.

CP/M-80

The CP/M-80 2.2-C disk for the 820-II contains the standard Digital Research software development and checkout programs. Xerox issues additional utility programs that are unique to the 820-II. A description of each program is listed below:

Digital Research Files

ASM.COM	The Assembler allows you to create a program which can be read and executed by the 820-II.
DDT.COM	The Dynamic Debugging Tool is used to debug a Z80-A assembly language program.
DUMP.COM	Allows binary command files that are not displayed on screen to be displayed showing the hexadecimal value for each byte.
ED.COM	A line-oriented screen editor.
L80.COM	Reads an .REL file created with the Macro-80 Assembler Program and outputs a command file.
LOAD.COM	Reads a .HEX file and creates a command file.
M80.COM	Converts a program written in Assembly Language to a relocatable (.REL) file and (optionally) a printer listing file (.PRN).
MOVCPM.COM	Lets you modify and move the CP/M system image to allocate a specific lesser memory size.
PIP.COM	Allows you to selectively copy a file or files from one disk to another or on the same disk.
STAT.COM	The status utility is a frequently-used transient command for all system housekeeping; i.e., checking the amount of space available on a disk.
SUBMIT.COM	Used to submit a file of commands for batch processing.

SYSGEN.COM	Used to generate a CP/M-80 system image and copy the operating system to another disk.
XSUB.COM	Same as Submit.com, but has the facility to include line input to programs as well as the console command processor.

Xerox Files

BACKUP.COM A multi-option utility that allows you to archive and retrieve files, delete files, list directories of any drive, and to verify data integrity of a floppy or rigid disk.

- CONFIGUR.COM** Using Configur.com, you can select seven different options:
1. **Record Restart Command** - lets you enter a one-line command which will automatically load a program. For example, you could enter DIR as the restart command and every time you boot the system, it will automatically display the directory for you. Or you could enter the name of your application software package and it would automatically load that application package for you. This command is recorded on the disk and you can have a different one for each disk.
 2. **Select Printer Port Options** - allows you to determine printer protocol. This option allows configuration for alternate printers without modifying the BIOS.
 3. **Select Communications Port Options** - a convenient method for setting up the communications port on the 820-II or 16/8; that is, baud rate, protocol, stop bits, etc.
 4. **Select I/O Device Assignments** - lets you select alternative input/output device assignments; i.e., set up the system so that everything displayed on the screen automatically prints on the printer.
 5. **Select Keyboard Data Format** - lets you choose 7-bit or 8-bit mode for the keyboard.
 6. **Select Screen Attributes** - includes blink, inverse video, highlight/lowlight, and graphics modes.

7. If you have a floppy disk system, Select Floppy Disk Head Step Rate will appear as selection 7. If you have a rigid disk system, Configure Rigid Disk will appear (program must be loaded from floppy or the first partition of the rigid).
 - a. Select Floppy Disk Head Step Rate - lets you adjust the floppy head step rate for optimum performance.
 - b. Configure Rigid Disk - lets you divide the eight megabyte rigid disk into sections (e.g., 4 Mb, 2 Mb, 1 Mb, 1 Mb).

COPY.COM	Makes an exact copy of a disk, track for track.
FMT.COM	Allows you to format (initialize) a rigid disk. Verification of the rigid disk is performed using the Backup.com utility.
HELP.COM	A guide for CP/M-80 users that contains basic information about CP/M-80 commands; also cross-references to additional information in the CP/M-80 reference manual, Reorder #9R80448.
INIT.COM	Prepares new (or used) disks for storing information. It will also alert the user to any flawed sectors on the disk.
KILLESC.COM	Turns off the <CTRL> + <ESC> feature to enable use of <CTRL> + <ESC> for other purposes; for example, setting margins and tabs on a 40 CPS printer uses a <CTRL> + <ESC> sequence.
SET.COM	A convenient method to temporarily change communication and printer port options in RAM.
SWAP.COM	A utility that allows the user to swap drive names. For example, "A" and "E" for a rigid disk drive. By designating an alternate drive as the "A" drive, you can load software directly from that drive. Many CP/M-80 application packages have been written to be executed from the "A" disk drive only. Using Swap.com allows you to place your application software on any disk drive and load.
TIME.COM	Displays the time and date on screen. Since there is no battery backup, however, you must re-enter the time and date each time you reload the system.
WHATSA.COM	This utility lists the logical and physical names for each disk drive, as well as the density, number of

sides, and types of disks logged into the system, (e.g., double density, single-sided 8" floppy).

CP/M-86

The CP/M-80 2.2 and CP/M-86 1.1-F disks for the 16/8 contain the standard Digital Research software development and checkout programs. These disks contain the same files as described in the CP/M-80 section as well as the following files.

Digital Research Files

ASM86.CMD	The Assembler allows you to create a program which can be read and executed by the 8086.
DDT86.CMD	The Dynamic Debugging Tool is used to debug a 8086 assembly language program.
ED.CMD	A line-oriented screen editor.
GENCMD.CMD	Uses the hex output of ASM-86 and other language processors to produce a .CMD file.
GENCMD.COM	Uses the hex output of ASM-86 and other language processors to produce a .COM file.
GENDEF.CMD	Reads a 16-bit file containing the disk definition statements, and produces a 16-bit output file containing assembly language statements which define the tables necessary to support a particular drive configuration.
GENDEF.COM	Reads a 16-bit file containing the disk definition statements, and produces an 8-bit output file containing assembly language statements which define the tables necessary to support a particular drive configuration.
HELP.CMD	Provides summarized information for all of the CP/M-86 commands described in the Digital Research Users manual.
LMCMD.CMD	Operates in exactly the same manner as Gencmd.cmd, except Lmcmd also accepts an Intel L-module file as input.
LMCMD.COM	Operates in exactly the same manner as Gencmd.com except Lmcmd also accepts an Intel L-module file as input.
PIP.CMD	Allows you to selectively copy a file or files from one disk to another or on the same disk.

STAT.COMD	The status utility is a frequently-used transient command for all system housekeeping, i.e., checking the amount of space available on a disk.
SUBMIT.COMD	Used to submit a file of commands for batch processing.
TOD.COMD	Time of day.

Xerox Files

CPM86.COM	Used by Load86.com to boot the 8086.
86CON.COM	Switches from Z80-A console to the 8086 console.
GOBACK.COMD	Switches from 8086 console to the Z80-A console.
LOAD86.COM	Loads the 8086 for concurrent processing.
REBOOT.COM	From the concurrent mode, reboots the system as a Z80-A standalone.
SOFTKEYS.COM	Used to set up the 10-key pad with programmable functions (<CTRL> + one of the 10-key pad keys).

MS-DOS

The MS-DOS 2.0 disk for the 16/8 contains the standard Microsoft software development and checkout programs.

Microsoft Files

ANSI.SYS	Allows programs that use the standard ANSI driver to be executed.
COMMAND.COM	This is the MS-DOS command processor. It is recommended that this file be placed on every application program disk.
CONFIG.SYS	Configures system at boot.
CHKDSK.COM	Checks disk.
CREF.EXE	Assists in debugging assembly language programs.
DEBUG.COM	Debugger supplied with MS-DOS.
DISKCOPY.COM	Copies a disk.
EDLIN.COM	Line-oriented screen editor.
EXE2BIN.EXE	Converts .EXE files to binary format.
FC.EXE	Compares two files for similarity.
FIND.EXE	Finds a string in a list of files or standard input.
FORMAT.COM	Formats an 8" floppy or a rigid disk.
LINK.EXE	Linker.
MORE.COM	Used to display text in 23-line segments.

MASM.EXE

Macro Assembler for MS-DOS.

PRINT.COM

Print spooler.

RDCPM.COM

Reads a CP/M-80 file and converts data to MS-DOS-readable file.

RECOVER.COM

Recovers bad or damaged disks.

SORT.EXE

Used to sort text.

Xerox Files

SAMPLE.TXT

Provided to assist going through MS-DOS Handbook.

Notes

Specifications

This section details the following specifications: dimensions, electrical requirements, operating environment, and disk drive capacities of the Xerox 820-II and 16/8 PCs.

Dimensions

Equipment	Height	Depth	Width	Weight
820-II-16/8 Display	12.20"	14.75"	15.00"	30 lbs.
ASCII keyboard	3.75"	9.50"	20.00"	10 lbs.
Low profile keyboard	1.60"	8.25"	19.90"	5 lbs.
5¼" Floppy disk drives	7.00"	10.20"	7.00"	10 lbs.
8" Floppy disk drives	10.50"	17.50"	14.50"	48 lbs.
8" Rigid disk drive	10.50"	17.50"	15.50"	54 lbs.
40 CPS printer	10.00"	17.50"	15.50"	56 lbs.
20 CPS printer	9.25"	17.50"	24.00"	45 lbs.

Electrical Requirements

All Xerox products listed below require voltage of 115 VAC, a frequency of 60 Hz, and a two-pole, three-wire grounded duplex receptical.

Equipment	Current
820-II-16/8 Display	1.1 Amps
8" Floppy disk drives	2.0 Amps
8" Rigid disk drive	2.2 Amps
40 CPS printer	2.0 Amps
20 CPS printer	1.0 Amp

Operating Environment

All Xerox equipment is tested to perform between 50 and 90 degrees Fahrenheit with a relative humidity factor between 20% and 80%.

Disk Drive Storage	Unformatted	Formatted	Usable
5¼" SS/SD	125 k	90 k	81 k
5¼" SS/DD	250 k	168 k	155 k
5¼" DS/SD	250 k	180 k	172 k
5¼" DS/DD	500 k	338 k	322 k
8" SS/SD	400 k	250 k	241 k
8" SS/DD	800 k	497 k	482 k
8" DS/SD	800 k	500 k	490 k
8" DS/DD	1.6 Mb	997 k	980 k
8" Rigid (DS/DD)	10.67 Mb	8.4 Mb	8.192 Mb

Disk Drive Format			Bytes per Sector	Number of Heads
Equipment	Tracks	Sectors		
5¼" SS/SD	40	18	128	1
5¼" SS/DD*	40	17	256	1
5¼" DS/SD	80	18	128	2
5¼" DS/DD*	80	17	256	2
8" SS/SS	77	26	128	1
8" SS/DD**	77	26	256	1
8" DS/SD	154	26	128	2
8" DS/DD**	154	26	256	2
8" Rigid DS/DD	1,024	32	256	4

*Track 0 of 5¼" double density disks has 18 sectors of 128 bytes.

**Track 0 of 8" double density disks has 26 sectors of 128 bytes.

For more specific information on disk formats, see the Disk Drive Specifications section.

DISPLAY SPECIFICATION

SIZE:	12 inch, landscape mode
TYPE:	Aluminized P4 Fluorescence White (W) Phosphorescence White (W) Persistence Short
RESOLUTION:	● 240 active line raster adjusted to 8.5 x 5.3 inch usable area ● Brightness level 30 (± 2) foot-lamberts ● Resolution at centers (within 1" diameter circle) -100 lines/inch minimum
CHARACTER CELL:	7x10
BUSINESS GRAPHICS:	4x4 Pixel Resolution
CHARACTER SET:	4 sets of 128: (1 U.S. font, 1 Graphics font) (1 U.S. font, Inverse Video font)
CHARACTER LINES:	24
CHARACTERS/LINE:	80
VOLTAGE:	+ 12 (± 5.0%) VDC at 2.0 A DC maximum
RIPPLE:	50 MV P-P synchronous or nonsynchronous with refresh or power frequency.
VIDEO BIT RATE:	10.694 MBPS (93.51 nanoseconds)
BITS/HORZ LINE:	560
HORZ SYNC PULSE:	126 (11.78 microseconds)
TOTAL BITS/LINE:	686
HORZ RATE:	15.59 KHz (64.14 microseconds)
LINES/FIELD:	240
VERT BLANKING LINES:	20
VERT SYNC PULSE:	20(1.28 milliseconds)
VERT RETRACE (lines):	8 TYP
TOTAL LINES/FIELD:	260
FIELD RATE:	59.95 Hz (16.68 milliseconds)
REFRESH RATE:	61 Hz
VIDEO RATE:	15 MHz

FUNCTIONAL DESCRIPTION, XEROX DISPLAY

The display has the following functional characteristics:

- 24 line display
- 80 characters per line
- 7x10 dot matrix per character
- White characters on black
- Software-selectible character attributes
 - Inverse Video
 - Blink
 - Low Intensity
 - Graphics with 4 x 4 pixel resolution
- Brightness adjust

DISPLAY CONTROLLER

The Display Controller is based on displaying characters within a 7x10 cell (7 dots horizontally by 10 scan lines vertically). To guarantee spaces between characters, one dot on each side of the cell is blanked by hardware. Also, to guarantee spaces between character lines, the top two scan lines are blanked by hardware. This gives an actual active character size of 5 dots horizontally by 8 scan lines vertically.

For Business Graphics, the hardware is configured to eliminate the automatic blanking and allow continuous lines both horizontally and vertically. However, the Display Controller is still based on displaying a character within a 7 x 10 cell. The controller design and available refresh memory allows one byte per character. The maximum number of unique characters that can be defined by any 8 bits is 256. Since the standard text font set contains 128 characters, the limit on unique characters for graphics that can be displayed together with text is 128.

The character set for Business Graphics divides the cell into blocks of 4 dots horizontally by 4 scan lines vertically. Since the total number of scan lines per character is 10, the character set actually consists of two sub-sets of 4-4-2 and 2-4-4.

Each subset divides the cell into 6 parts requiring 64 possible combinations or unique characters. Therefore, the total number of unique characters for the complete graphics set is 128. With this

character set, any combination of adjacent 4 x 4 blocks can be chosen. Also, at the character cell boundary, the 4 x 4 blocks can be set vertically by 2 scan lines. Since the total number of horizontal dots per cell is 7, there will be an overlap of one horizontal dot in the center of the cell for diagonal blocks within the cell.

It should be also noted that for the standard text font containing 128 unique characters defined by 7 bits, the eighth bit is used to set the attribute function. For Business Graphics, since both text characters and graphic characters can be displayed simultaneously, it requires all 8 bits to define the character. Consequently, display attributes are not available in graphics mode.

SYSTEM BUS EXPANSION SLOT

ELECTRICAL

The DC system power available at the expansion slot is as follows:

		5 $\frac{1}{4}$ " system	8" or Rigid system
PIN 50	+ 5V DC	1.2A	2.1 A
PIN 45	+ 12V DC #1	0.3A	1.75 A


ENVIRONMENTAL

The following temperature, humidity and altitude environmental requirements are specified:


	Temp. (°Celsius)	Rel.Hum. (%)	Altitude (miles)
Operating	10 to 32	20 to 80	1830
Non-operating	-77 to 66	15 to 90	7620

Any optional or additional electronic assembly using the expansion slot must be capable of performing to design specification when the host is subjected to the environmental range, above. Furthermore, the presence of such an assembly in the expansion slot must not degrade performance with regard to the above environmental requirements.


HARDWARE INTERFACE




J1 illustration




J8 illustration



Power Supplies, and Video Connectors




Parallel Port Connector (J8)




J8

<u>Pin</u>	<u>Value</u>
2	Port A Strobe
4	Port A Ready
6	Port A Bit 0
8	Port A Bit 1
10	Port A Bit 2
12	Port A Bit 3
14	Port A Bit 4
16	Port A Bit 5
18	Port A Bit 6
20	Port A Bit 7
22	Port B Ready
24	Port B Strobe
26	Port B Bit 0
28	Port B Bit 1
30	Port B Bit 2
32	Port B Bit 3
34	Port B Bit 4
36	Port B Bit 5
38	Port B Bit 6
40	Port B Bit 7
Odd # Pins	Ground

Parallel connector picture



COMM Port Strapping Options



J9

<u>Pin</u>	<u>Value</u>
5--6	(M) TXD to Pin 3
7--8	(T) TXD to Pin 2
9--10	(M) RXD from Pin 3
11--12	(T) RXD from Pin 3
13--14	(M) RTS to Pin 5
15--16	(T) RTS to Pin 4
17--18	(M) CTS from Pin 4
19--20	(T) CTS from Pin 5
21--22	(M) DTR to Pin 8
23--24	(T) DTR to Pin 20
25--26	(M) DCD from Pin 8
27--28	(T) DCD from Pin 8
29--30	Clock supplied to Modem as RX Clock
31--32	Clock supplied to SIO with RX Clock
33--34	Modem supplies SIO with RX Clock
35--36	Clock supplied to SIO with TX Clock
37--38	Modem supplies SIO with TX Clock
39--40	Clock supplied to Modem with TX Clock

The filled-in pins indicate the options as they are jumpered on an 820-II or 16/8.

Note: (M) indicates modem (data communications equipment) function. (T) indicates terminal data equipment) function. For instance, exercising the (M) strap option will allow communication with a modem; exercising the (T) strap option will allow communication with a terminal. The above shows factory settings for (T).

J9 (Etch 2 CPU)

29	○○○○○○○○○○○○○○○○○○○ ○○○○○○○○○○○○○○○○○○○	1
30		2

<u>Pin</u>	<u>Value</u>
3--4	
5--6	(M) TXD to Pin 3
7--8	(T) TXD to Pin 2
9--10	(M) RXD from Pin 2
11--12	(T) RXD from Pin 3
13--14	(M) RTS to Pin 5
15--16	(T) RTS to Pin 4
17--18	(M) CTS from Pin 4
19--20	(T) CTS from Pin 5
21--22	(M) DTR to Pin 8
23--24	(T) DTR to Pin 20
25--26	(M) DCD from Pin 20
27--28	(T) DCD from Pin 8
29--30	Clock supplied to Modem as RX Clock

The filled-in pins indicate the options as they are jumpered on an 820-II or 16/8.

Note: To change from ASYNC to SYNC on the Etch 2 CPU requires a modification to the operating system rather than moving jumpers.

Note: (M) indicates modem (data communications equipment) function. (T) indicates terminal data equipment) function. For instance, exercising the (M) strap option will allow communication with a modem; exercising the (T) strap option will allow communication with a terminal. The above shows factory settings for (T).

System Bus Connector

J13

D1	1	2	/RD
D0	3	4	/MEMRQ
D7	5	6	/IORQ
D2	7	8	/WR
D6	9	10	/REFRESH
D5	11	12	/M1
D3	13	14	A0
D4	15	16	A1
SYSRESET	17	18	A2
A4	19	20	A3
A6	21	22	A5
A15	23	24	A7
A13	25	26	A14
A12	27	28	A10
A9	29	30	A11
A8	31	32	/BUSRQ
WAITRQ	33	34	/BUSAK
PCI	35	36	
/INTRQ	37	38	
/HALT	39	40	/CLOCK
SPKR	41	42	/MEM8
	43	44	/MEM4
+ 12V	45	46	
+ 12V	47	48	GND
GND	49	50	+ 5V

<u>Symbol</u>	<u>Pin #</u>	<u>Pin Name</u>	<u>Meaning</u>
D0	3	Data bus	Data Bus (Tri-state, input/output, active high) constitutes an 8-bit bi-directional data exchange with memory and I/O devices.
D1	1	Data bus	
D2	7	Data bus	
D3	13	Data bus	
D4	15	Data bus	
D5	11	Data bus	
D6	9	Data bus	
D7	5	Data bus	Address Bus (Tri-state, output, active high) makes up a 16-bit address for up to 65k bytes of memory for I/O devices data exchange. I/O addressing uses the lower 8 bits for direct selection of up to 256 output ports. A0 is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address for dynamic memories.
A0	14	Address bus	
A1	16	Address bus	
A2	18	Address bus	
A3	20	Address bus	
A4	19	Address bus	
A5	22	Address bus	
A6	21	Address bus	
A7	24	Address bus	
A8	31	Address bus	
A9	29	Address bus	
A10	28	Address bus	
A11	30	Address bus	
A12	27	Address bus	
A13	25	Address bus	
A14	26	Address bus	
A15	23	Address bus	
/WR	8	Write	Write (Tri-state, output, active low) indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.
/RD	2	Read	Read (Tri-state, output, active high) indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
/IORQ	6	I/O Request	Input/Output Request (Tri-state, output, active low) signal indicates that the lower half of

			the address bus holds a valid I/O address for an I/O read or write operation. This signal is also generated with a "/M1" signal when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during "/M1" time, while I/O operations never occur during "/M1" time.
/HALT	39	Halt	Halt (Output, active low) signal indicates that the CPU has executed a Halt Software instruction and is awaiting either a non-maskable or maskable interrupt before operation can resume.
/MEMRQ	4	Memory Request	Memory Request (Tri-state, output, active low) signal indicates that the address bus holds a valid address for a memory read or memory write operation.
/REFRESH	10	Refresh	Refresh (Tri-state, output, active low) indicates that the lower 7 bits of the address contain a refresh address for dynamic memories and the "/MEMRQ" signal should be used to perform a refresh cycle for all dynamic RAMs in the system. During the refresh cycle "A7" is a logic zero and the upper 8 bits of the address bus contain the "I" register.
/M1	12	Machine Cycle One	Machine Cycle One (Tri-state, output, active low) indicates that the current machine cycle is in the op-code fetch cycle of an instruction. Note

			that during the execution of two-byte op-codes, "/M1" will be generated as each op-code is fetched. These two-byte op-codes always begin with a CB, DD, ED, or FD. "/M1" also occurs with "/IORQ" to indicate an interrupt acknowledge cycle.
/BUSAK	34	Bus Acknowledge	Bus Acknowledge (Output, active low) is used to indicate to the requesting device that the CPU address bus, data bus, and control bus signals have been set to their high impedance states and the external device can now control the bus.
/BUSRQ	32	Bus Request	Bus Request (Input, active low) signal is used to request the CPU address bus, data bus, and control signal bus to go to a high impedance state so that other devices can control those buses. When "/BUSRQ" is activated, the CPU will set these buses to a high impedance state as soon as the current CPU machine cycle is finished and the "/BUSAK" signal is activated.
/INTRQ	37	Interrupt Request	Interrupt Request (Input, active low) signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip flop (IFF) is enabled and if the "/BUSRQ" signal is not active.
/WAITRQ	33	Wait Request	Wait Request (Input, active low) indicates to the CPU that the addressed memory or I/O device is not ready for a data transfer. The CPU continues to enter wait states

/SYSREST	17	System Reset	for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU. Use of this signal postpones refresh as long as it is held active. System Reset (Output, active low) indicates that a reset has been generated either from push button reset or the power on reset circuit. The system reset will occur only once per reset and will be approximately 10 microseconds in duration.
/CLOCK	40	Processor Clock	Processor Clock (Output, active low) is a single-phase system clock of 4 MHz.
PCI	35	Priority Chain In	Priority Chain In (Input, active high) is used to form a priority-interrupt daisy chain when more than one interrupt-driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.
/MEM4	44	Memory Expansion	Memory Expansion (Output, active low) signal is low during "/MEMRQ" for a block of addresses from "4000 thru 7FFF" if the Bank Switch is set for the ROM side of memory.
/MEM8	42	Memory Expansion	Memory Expansion (Output, active low) signal is low during "/MEMRQ" for a block of addresses from "8000 thru BFFF" if the Bank Switch is set for the ROM side of memory.
/SPKR	41	Speaker	Speaker pin provides access to the speaker on the CPU Board. This pin is connected to the open collector output of the speaker

+ 5VDC	50	DC Power
GND	49,48	Ground
+ 12VDC	47,45	DC Power
	36	Not Used
	38	Not Used
	43	Not Used
	46	Not Used

driver (75451). This output is normally connected thru the speaker and parallel 100 ohm resistor to a + 12 VDC, but can be disconnected by jumper option.

+ 5VDC system power.
Ground-System is signal ground and DC return.

+ 12VDC system power.

Disk Access Connector

J12


D1	1	2	/RD
D0	3	4	/MREQ
D7	5	6	/IORQ
D2	7	8	/WR
D6	9	10	/BUSAK
D5	11	12	/M1
D3	13	14	A0
D4	15	16	A1
RST	17	18	A2
A4	19	20	A3
A6	21	22	A5
A15	23	24	A7
A13	25	26	A14
A12	27	28	A10
A9	29	30	A11
A8	31	32	/BUSRQ
16 MHz Clock	33	34	/BUSAK1
/HALT	35	36	/1797CS
INT	37	38	PRI0
PP5	39	40	4 MHz Clock
PP2	41	42	PP4
PP1	43	44	PP0
+ 12V	45	46	NM1
GND	47	48	GND
DSKWAT	49	50	+ 5V
	51	52	+ 5V
J1-19	53	54	J1-10
J1-18	55	56	J1-9
J1-17	57	58	J1-8
J1-16	59	60	J1-2
J1-15	61	62	J1-3
J1-14	63	64	J1-4
J1-13	65	66	J1-5
J1-12	67	68	J1-6
J1-11	69	70	J1-7
	71	72	


<u>Symbol</u>	<u>Pin #</u>	<u>Pin Name</u>	<u>Meaning</u>
D0	3	Data bus	Data Bus (Tri-state, input/output, active high) constitutes an 8-bit bi-directional data exchange with memory and I/O devices.
D1	1	Data bus	
D2	7	Data bus	
D3	13	Data bus	
D4	15	Data bus	
D5	11	Data bus	
D6	9	Data bus	
D7	5	Data bus	
A0	14	Address Bus	Address bus A0-A15 provides addresses for 65k bytes of memory. Bit A0 and A1 while under /RD and /WR control select the register to receive transfer of data on D0-D7: A1 A0 /RD /WR 0 0 Status REG Command REG 0 1 Track REG Track REG 1 0 Sector REG Sector REG 1 1 Data REG Data REG A5 while under /RD and /WR Control Select Density: 0 = double density 1 = single density
A1	16	Address Bus	
A2	18	Address Bus	
A3	20	Address Bus	
A4	19	Address Bus	
A5	22	Address Bus	
A6	21	Address Bus	
A7	24	Address Bus	
A8	31	Address Bus	
A9	29	Address Bus	
2A10	8	Address Bus	
A11	30	Address Bus	
2A12	7	Address Bus	
A13	25	Address Bus	
A14	26	Address Bus	
A15	23	Address Bus	
PP0	44	SYS-PIO Port A	Port A bit 0
PP1	43	SYS-PIO Port A	Port A bit 1
PP2	41	SYS-PIO Port A	Port A bit 2
PP4	42	SYS-PIO Port A	Port A bit 4
PP5	39	SYS-PIO Port A	Port A bit 5
PRIO	38	SYS-PIO	
/DSKWAT	49	Disk Wait	Generates Wait signal to CPU.
/RD	2	Read	Controls input on the data registers D0-D7.
/MREQ	4	Memory Request	/MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

/IORQ	6	I/O Request	/IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. /IORQ is also generated concurrently with /M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.
/WR	8	Write	Controls output on the data registers D0-D7.
/BUSACK	10	Bus Acknowledge	/BUSACK indicates to the requesting device that the CPU address bus, data bus, and control signals /MREQ , /IORQ , /RD , /WR have entered the high impedance states. The external circuitry can now control these lines.
/M1	12	Machine Cycle 1	/M1 , together with /MREQ indicates that the current machine cycle is the op-code fetch cycle of an instruction execution. /M1 , together with /IORQ , indicates an interrupt acknowledge cycle.
/BUSREQ	32	Bus Request	/BUSREQ has the highest priority and is always recognized at the end of the current machine cycle. /BUSREQ forces the CPU address bus, data bus, and control signals /MREQ , /IORQ , /RD , and /WR to go to a high impedance state so that other devices can control these lines.
/BUSAK1	34	Bus Acknowledge	/BUSAK1 is daisy-chained Bus Acknowledge output which indicates to the requesting device that the CPU address bus, data bus, and control signals /MREQ , /IORQ , /RD , /WR have entered the high impedance states. The

/1797CS	36	Chip Select	external circuitry can now control these lines. /1797CS logic low selects the Floppy Disk Controller chip and enables computer communication with the device.
INT	37	Interrupt Request	INT is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.
NMI	46	Non-Maskable Interrupt	NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop and automatically forces the CPU to restart at location 0066h.
/HALT	35	Halt	/HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.
16MHz	33	Clock	16 MHz clock.
CLK	40	Clock	4 MHz clock.
J1-2	60	Device I/O Interface	All interface lines use negative logic.
J1-3	62	Device I/O Interface	
J1-4	64	Device I/O Interface	
J1-5	66	Device I/O Interface	
J1-6	68	Device I/O Interface	
J1-7	70	Device I/O Interface	
J1-8	58	Device I/O Interface	
J1-9	56	Device I/O Interface	
J1-10	54	Device I/O Interface	
J1-11	69	Device I/O Interface	
J1-12	67	Device I/O Interface	
J1-13	65	Device I/O Interface	
J1-14	63	Device I/O Interface	

J1-15	61	Device I/O Interface	
J1-16	59	Device I/O Interface	
J1-17	57	Device I/O Interface	
J1-18	55	Device I/O Interface	
J1-19	53	Device I/O Interface	
+ 12VDC	45	DC Voltage	+ 12 Volts DC
GND	47	Ground	Ground and DC Return
GND	48	Ground	Ground and DC Return
+ 5VDC	50	DC Voltage	+ 5 Volts DC
+ 5VDC	52	DC Voltage	+ 5 Volts DC
RST	17	Reset	Reset indicates that a System Reset has been generated either from push button reset or power on reset.
	51	Not Used	
	71	Not Used	
	72	Not Used	





Notes

Theory of Operation

The display processor houses the system board, disk drive daughter board, the CRT, the power supply, and one bus expansion slot.

The system board has the following:

- Central Processing Unit (CPU)
- 6 to 8k of Read Only Memory (ROM)
- 64k of Random Access (Read/Write) Memory (RAM)
- Counter Timer Circuit (CTC)
- Serial Input/Output Controller (SIO)
- Parallel Input/Output Controller (PIO)
- Two RS-232-C Serial I/O Ports
- Dual 8-bit Parallel Ports
- CRT Controller and CRT Refresh Memory
- Speaker
- Disk Drive Daughter Board Connector
- Bus Expansion Connector
 - 8086 Co-processor (16/8 system)
- Parallel Keyboard Interface

CPU

The CPU is a Zilog Z80-A operating with a clock rate of 4 Mhz. It is initialized to use Interrupt Mode 2 by the ROSR monitor at power on. The Z80-A also provides refresh to the 64k of dynamic memory on the system board. Therefore, the I and R registers should not be altered by an application program.

ROM and RAM Memory

The System Board has two banks of memory. Bank 1 has 64k of RAM. Bank 0 has up to 8K of ROM.

When power is turned on or RESET is pressed, the Monitor, ROM/CRT RAM (Bank 0), is enabled by the hardware and the contents of the monitor ROM are moved by the CPU to the program memory starting at location F000H. When the move is complete, the CPU transfers control to

location F000H and RAM (Bank 1) is enabled. Bank 0 is also enabled when a character is sent to the screen.

6-8k ROM

The CPU board has provisions for 4-2k x 8 Read Only Memory devices. The first 3 (U33, U34 & U35) store the firmware for the ROSR monitor. The fourth (U36) provides translation tables and related firmware for the position-encoded low profile keyboard.

64k RAM

The 64k byte (65536 x 8) RAM provides space for a portion of the ROSR monitor (upper 4k F000h - FFFFh), and 60k (0000h - EFFFh) is free for programs to execute in such as an operating system and an application program. This RAM is dynamic and refresh is provided by the Z80-A CPU.

Counter Timer Circuit (CTC)

The CTC has four independently-programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero. Each channel is programmed with two bytes. Once started, the CTC counts down, reloads its time constant automatically, and resumes counting. Internally, the CTC generates a unique vector for each channel.

Serial Input/Output Controller (SIO)

The Serial I/O Controller has two independent, full-duplex channels with separate control and status lines for modems or other devices. Data rates are from 50 to 19,200 bits/second. Channel A (modem) supports both Asynchronous and Synchronous protocols. Channel B (printer) is dedicated to Asynchronous. The receiver is quadruple-buffered and the transmitter is double-buffered. The controller also supports daisy-chain interrupt vectoring for interrupts without external logic.

Serial I/O Ports

The 820-II CPU board contains a Z80-A SIO that provides two user-accessible serial ports to the 25-pin printer and modem connectors on the rear of the display processor. The Communications port is capable of operating in synchronous or asynchronous modes, while the Printer port is only capable of operating asynchronously. On an Etch 2 CPU, there is a 30-pin connector. Selection of synchronous or asynchronous mode is under program control as opposed to the Etch 1 CPU (with a 40-pin

connector) where a physical change is required to make the sync or async selection.

Parallel Input/Output Controller (PIO)

There is a System and a General Purpose Parallel I/O Controller which provides direct interface between the CPU and the peripheral devices. Each controller has two 8-bit I/O ports. The System PIO is dedicated for keyboard input, memory bank and CRT font selection, and floppy disk drive and side selection. The General Purpose PIO provides the user with a dual 8-bit parallel I/O port for interfacing with peripherals.

Parallel Port

The Z80-A General Purpose PIO is accessible on the main CPU board on connector J8. This PIO is programmed by the ROSR monitor at power-on to provide a parallel Centronics-compatible interface for a parallel printer. A transceiver is physically located between the Z80-A PIO and the J8 connector. Jumpers must be installed on option connector J11 to select whether the transceiver will transmit or receive data. See also page 24.

CRT Controller

The CPU board contains the 2k of refresh RAM where the characters that are to be displayed on the screen are stored. It also has the necessary electronics to provide the control signals (sync and video) to the CRT monitor. The CPU board has two character font ROMs; each font ROM contains two character sets.

U57	Normal white on black font Reverse video font
U58	Normal white on black font Graphic character font

The CRT driver in the ROSR monitor translates character-level escape sequences into commands as to which of the font ROMs to select and which of the two fonts inside the selected font ROM to select. Basically, characters that are stored in the CRT's refresh memory address the selected font ROM; the font ROM provides dot information to the video input of the CRT so the character can be displayed.

The characters on the CRT can have **one** of the following attributes:

- Blink
- Inverse video
- Graphics
- Low intensity

The most significant bit of the character stored in the CRT's refresh memory determines if the character is to be displayed with its attribute enabled.

The ROSR monitor provides a character-oriented command format for controlling the screen and font ROM selection. It is recommended that programs use this method to control the CRT and its attributes.

CRT RAM

Memory Allocation

The CRT RAM occupies 3000H - 3FFFH in bank 0 (System Bank). Each 80-character line on the CRT is allocated 128 bytes in the CRT RAM. Listed below are the starting and ending addresses for each of the 24 rows in the CRT RAM. The example (at the bottom) shows some character locations in CRT memory. (Assumes scroll register = 23)

Row	Starting Address	Ending Address
0	3000H	304FH
1	3080H	30CFH
2	3100H	314FH
3	3180H	31CFH
4	3200H	324FH
5	3280H	32CFH
6	3300H	334FH
7	3380H	33CFH
8	3400H	344FH
9	3480H	34CFH
10	3500H	354FH
11	3580H	35CFH
12	3600H	364FH
13	3680H	36CFH
14	3700H	374FH
15	3780H	37CFH
16	3800H	384FH
17	3880H	38CFH
18	3900H	394FH
19	3980H	39CFH
20	3A00H	3A4FH
21	3A80H	3ACFH
22	3B00H	3B4FH
23	3B80H	3BCFH

Row	Column	CRT Memory Address
0	0	3000H
0	79	304FH
1	1	3081H
1	5	3085H
23	0	3B80H
23	1	3B81H
23	79	3BCFH

Scroll Register

To eliminate the delay associated with software scrolling, hardware scrolling is employed. Writing into the scroll register (Port 14h) adds an offset to the line address developed by the line counter. For instance, with an offset of zero (scroll register = 0), the data at location 3000H (in the CRT refresh memory) will be displayed on the bottom row of the display. If the offset is 23, the data at location 3000H will be displayed on the top row of the screen. The scroll register is loaded from A8 to A15 rather than D0 to D7. Therefore, the scroll value must be in the B register if an indirect OUT instruction is used.

Scroll Register	Row 0, Column 0	Row 23, Column 0
23	3000H	3B80H
22	3080H	3B00H
21	3100H	3A80H
20	3180H	3A00H
19	3200H	3980H
18	3280H	3900H
17	3300H	3880H
16	3380H	3800H
15	3400H	3780H
14	3480H	3700H
13	3500H	3680H
12	3580H	3600H
11	3600H	3580H
10	3680H	3500H
9	3700H	3480H
8	3780H	3400H
7	3800H	3380H
6	3880H	3300H
5	3900H	3280H
4	3980H	3200H
3	3A00H	3180H
2	3A80H	3100H
1	3B00H	3080H
0	3B80H	3000H

Speaker

The 820-II and 16/8 have an audio speaker connected to two I/O ports (28h and 29h). Outputting to one I/O port causes the speaker cone to be pushed out; outputting to the other I/O port pulls in the speaker cone. The actual value output to these ports has no significance. To generate a beep, the application program can simply send an ASCII Bell character to the CRT. To generate a tone other than the standard bell character, the program must move the speaker cone in and out at the desired frequency.

Disk Drive Daughter Board

The disk drive connector on the rear is a "dual personality" connector, depending on which disk drive daughter board is installed on the mother board. Presently, there are two types of disk interface:

Shugart SASI interface controller suitable for interfacing to a SA1403D Rigid Disk Controller.

Floppy-only interface suitable for interfacing to Shugart SA800/SA400L/SA850/SA450 dual daisy-chained disk configurations.

The ROSR monitor detects which daughter board is installed at power-on and selects the appropriate physical disk driver firmware to process physical disk drive requests.

Caution:

If a rigid disk drive unit (U07, U08) is connected to a floppy display/processor (U03/H69, U04), the rigid controller PWB will be destroyed when power is switched on. The rigid disk drive unit must be connected only to a rigid display/processor (U05/H70, U06). Connecting a floppy disk drive unit (929/T66/973/F10, E41/E44/E42/E89) to a rigid display/processor (U05/H70, U06) may cause the processor PWB to fail. Before connecting any disk drive unit to a display/processor, check that the configuration of the display/processor is compatible with the disk drive unit. The configuration can be determined in one of two ways. (1) Check the product code of the display/processor. The product code is the first three digits of the serial number, located on the underside of the display processor. (2) Verify that the proper drive interface PWB is installed by checking the part number.

System Bus

The System Bus contains an 8-bit Data Bus (Tri-state, Input/Output) bi-directional Data exchange with memory and I/O devices. It has a 16-bit Address Bus to address up to 64k of memory for I/O devices data exchange.

Keyboard Interface

The keyboard FIFO (Etch 2 CPU only) has space for 16 (decimal) entries. Associated with the keyboard FIFO are input and output position pointers and a count of the number of entries currently in the FIFO.

The available memory pointers provide the addresses bounding the available unused RAM in the memory reserved for system use. Although these pointers are a supported feature, there is no guaranteed available memory size.

There are two tables used to disk map a logical disk to its physical driver. The first table, Seltab, associates a logical disk number with a physical disk number. The second table, Drvtab, identifies which physical disk driver is appropriate to use with the selected physical disk.

The physical driver command block is a collection of all information necessary for the disk system to perform the requested disk activity.

The timer and clock variables are a collection of locations used for maintaining the one second timer and the time-of-day clock and calendar. The console command line buffer immediately follows these variables.

Z8400 Z80[®] CPU Central Processing Unit



Product Specification

June 1982

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Six MHz, 4 MHz and 2.5 MHz clocks for the Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisy-chaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high speed interrupt processing: 8080 compatible, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions




Figure 2. Pin Assignments

General Description

The Z80, Z80A, and Z80B CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be

reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

Z80 Microprocessor Family

The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

Zilog has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.

- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Sync and SDLC.
- The DART (Dual Asynchronous Receiver/Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by 'prime', e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

**Z80 CPU
Registers
(Continued)**

	Register	Size (Bits)	Remarks	
	A, A'	Accumulator	8	Stores an operand or the results of an operation.
	F, F'	Flags	8	See Instruction Set.
	B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
	C, C'	General Purpose	8	See B, above.
	D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
	E, E'	General Purpose	8	See D, above.
	H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
	L, L'	General Purpose	8	See H, above.
				Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
	I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
	R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
	IX	Index Register	16	Used for indexed addressing.
	IY	Index Register	16	Same as IX, above.
	SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
	PC	Program Counter	16	Holds address of next instruction.
	IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
	IMF _a -IMF _b	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers

**Interrupts:
General
Operation**

The CPU accepts two interrupt input signals: NMI and INT. The NMI is a non-maskable interrupt and has the highest priority. INT is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. INT can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

- Mode 0 — compatible with the 8080 micro-processor.

- Mode 1 — Peripheral Interrupt service, for use with non-8080/Z80 systems.

- Mode 2 — a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

**Interrupts:
General
Operation**
(Continued)

Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing $\overline{\text{BUSREQ}}$ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routing.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and $\overline{\text{BUSREQ}}$ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which $\overline{\text{IORQ}}$ becomes active rather than $\overline{\text{MREQ}}$, as in normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is compatible with the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart Instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines

may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the *Z80 CPU Technical Manual* and *Z80 Assembly Language Manual*.

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
EI instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ - Parity flag
LD A,R instruction execution	•	•	IFF ₂ - Parity flag
Accept NMI	0	IFF ₁	IFF ₁ - IFF ₂ (Maskable interrupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ - IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The *Z80 CPU Technical Manual* (03-0029-01) and *Assembly Language Programming Manual* (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control
- 16-bit arithmetic operations
- Rotates and shifts
- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags	P/V	N	C	Opcode 79 543 210	Hex	Mo. of Bytes	Mo. of Cycles	Mo. of States	Mo. of T	Comments
LD r, r'	r ← r'	*	*	*	*	*	*	*	01 r r'		1	1	4	r, r' Reg.
LD r, n	r ← n	*	*	*	*	*	*	00 r 110		2	2	7	000 C	
LD r, (HL)	r ← (HL)	*	*	*	*	*	*	01 r 110		1	2	7	010 D	
LD r, (IX+d)	r ← (IX+d)	*	*	*	*	*	*	11 011 101 DD		3	5	19	011 E	
								01 r 101					100 H	
								-d-					101 L	
LD r, (IY+d)	r ← (IY+d)	*	*	*	*	*	*	11 111 101 FD		3	5	19	111 A	
								01 r 110						
								-d-						
LD (HL), r	(HL) ← r	*	*	*	*	*	*	01 110 r		1	2	7		
LD (IX+d), r	(IX+d) ← r	*	*	*	*	*	*	11 011 101 DD		3	5	19		
								01 110 r						
								-d-						
LD (IY+d), r	(IY+d) ← r	*	*	*	*	*	*	11 111 101 FD		3	5	19		
								01 110 r						
								-d-						
LD (HL), n	(HL) ← n	*	*	*	*	*	*	00 110 110 36		2	3	10		
LD (IX+d), n	(IX+d) ← n	*	*	*	*	*	*	11 011 101 DD		4	5	19		
								00 110 110 36						
								-d-						
								-n-						
LD (IY+d), n	(IY+d) ← n	*	*	*	*	*	*	11 111 101 FD		4	5	19		
								00 110 110 36						
								-d-						
								-n-						
LD A, (BC)	A ← (BC)	*	*	*	*	*	*	00 001 010 0A		1	2	7		
LD A, (DE)	A ← (DE)	*	*	*	*	*	*	00 011 010 1A		1	2	7		
LD A, (mn)	A ← (mn)	*	*	*	*	*	*	00 111 010 3A		3	4	13		
								-n-						
								-n-						
LD (BC), A	(BC) ← A	*	*	*	*	*	*	00 000 010 02		1	2	7		
LD (DE), A	(DE) ← A	*	*	*	*	*	*	00 010 010 12		1	2	7		
LD (mn), A	(mn) ← A	*	*	*	*	*	*	00 110 010 32		3	4	13		
								-n-						
								-n-						
LD A, I	A ← I	I	I	X	O	X	IFF	0	*	11 101 101 ED	2	2	9	
								01 010 111 57						
LD A, R	A ← R	I	I	X	O	X	IFF	0	*	11 101 101 ED	2	2	9	
								01 011 111 5F						
LD I, A	I ← A	*	*	*	*	*	*	11 101 101 ED		2	2	9		
								01 000 111 4F						
LD R, A	R ← A	*	*	*	*	*	*	11 101 101 ED		2	2	9		
								01 001 111 4F						

NOTES: r, r' means any of the registers A, B, C, D, E, H, L. IFF the content of the interrupt enable flip-flop, (IFF) is copied into the IFF flag. For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables.

16-Bit Load Group

Mnemonic	Symbolic Operation	B	X	D	Flags	P/V	H	C	Opcode 70 543 210 Hex	No. of Bytes	No. of Cycles	No. of T States	Comments
LD dd, nn	dd - nn	*	*	X	X	*	*	*	00 dd0 001	3	3	10	dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX, nn	IX - nn	*	*	X	X	*	*	*	11 011 101 DD 00 100 001 21	4	4	14	
LD IY, nn	IY - nn	*	*	X	X	*	*	*	11 111 101 FD 00 100 001 21	4	4	14	
LD HL, (nn)	H - (nn+1) L - (nn)	*	*	X	X	*	*	*	00 101 010 2A	3	5	16	
LD dd, (nn)	ddH - (nn+1) ddL - (nn)	*	*	X	X	*	*	*	11 101 101 ED 01 dd1 011	4	6	20	
LD IX, (nn)	IXH - (nn+1) IXL - (nn)	*	*	X	X	*	*	*	11 011 101 DD 00 101 010 2A	4	6	20	
LD IY, (nn)	IYH - (nn+1) IYL - (nn)	*	*	X	X	*	*	*	11 111 101 FD 00 101 010 2A	4	6	20	
LD (nn), HL	(nn+1) - H (nn) - L	*	*	X	X	*	*	*	00 100 010 22	3	5	16	
LD (nn), dd	(nn+1) - ddH (nn) - ddL	*	*	X	X	*	*	*	11 101 101 ED 01 dd0 011	4	6	20	
LD (nn), IX	(nn+1) - IXH (nn) - IXL	*	*	X	X	*	*	*	11 011 101 DD 00 100 010 22	4	6	20	
LD (nn), IY	(nn+1) - IYH (nn) - IYL	*	*	X	X	*	*	*	11 111 101 FD 00 100 010 22	4	6	20	
LD SP, HL	SP - HL	*	*	X	X	*	*	*	11 111 001 F9	1	1	6	
LD SP, IX	SP - IX	*	*	X	X	*	*	*	11 011 101 DD 11 111 001 F9	2	2	10	
LD SP, IY	SP - IY	*	*	X	X	*	*	*	11 111 101 FD 11 111 001 F9	2	2	10	
PUSH qq	(SP-2) - qqL (SP-1) - qqH SP - SP+2	*	*	X	X	*	*	*	11 qq0 101	1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP-2) - IXL (SP-1) - IXH SP - SP+2	*	*	X	X	*	*	*	11 011 101 DD 11 100 101 E5	2	4	15	
PUSH IY	(SP-2) - IYL (SP-1) - IYH SP - SP+2	*	*	X	X	*	*	*	11 111 101 FD 11 100 101 E5	2	4	15	
POP qq	qqH - (SP+1) qqL - (SP) SP - SP+2	*	*	X	X	*	*	*	11 qq0 001	1	3	10	
POP IX	IXH - (SP+1) IXL - (SP) SP - SP+2	*	*	X	X	*	*	*	11 011 101 DD 11 100 001 E1	2	4	14	
POP IY	IYH - (SP+1) IYL - (SP) SP - SP+2	*	*	X	X	*	*	*	11 111 101 FD 11 100 001 E1	2	4	14	

NOTES: dd is any of the register pairs BC, DE, HL, SP.
qq is any of the register pairs AF, BC, DE, HL, (PAIR)_H, (PAIR)_L, refer to high order and low order eight bits of the register pair respectively, e.g. BC_L = C, AF_H = A.

Exchange, Block Transfer, Block Search Groups

EX DE, HL	DE - HL	*	*	X	X	*	*	*	11 101 011 EB	1	1	4	Register bank and auxiliary register bank exchange
EX AF, AF	AF - AF	*	*	X	X	*	*	*	00 001 000 08	1	1	4	
EXX	BC - BC DE - DE HL - HL	*	*	X	X	*	*	*	11 011 001 D9	1	1	4	
EX (SP), HL	H - (SP) L - (SP)	*	*	X	X	*	*	*	11 100 011 E3	1	5	19	
EX (SP), IX	IXH - (SP+1) IXL - (SP)	*	*	X	X	*	*	*	11 011 101 DD	2	6	23	
EX (SP), IY	IYH - (SP+1) IYL - (SP)	*	*	X	X	*	*	*	11 111 101 FD 11 100 011 E3	2	6	23	
LDI	(DE) - (HL) DE - DE+1 HL - HL+1 BC - BC-1	*	*	X	0	X	1	0	11 101 101 ED 10 100 000 A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) - (HL) DE - DE+1 HL - HL+1 BC - BC-1 Repeat until BC = 0	*	*	X	0	X	0	0	11 101 101 ED 10 110 000 B0	2	5	21	BC = 0 BC = 0

NOTE: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1.

Exchange, Block Transfer, Block Search Groups (Continued)

Mnemonic	Symbolic Operation	Flags				Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments		
		S	Z	H	P/V N C	78	543	210						
					⓪									
LDD	(DE) - (HL) DE - DE-1 HL - HL-1 BC - BC-1	*	*	X	0	X	1	0	*	11 101 101 ED 10 101 000 A8	2	4	16	
LDDR	(DE) - (HL) DE - DE-1 HL - HL-1 BC - BC-1 Repeat until BC = 0	*	*	X	0	X	0	0	*	11 101 101 ED 10 111 000 B8	2	5	21	ⓑ BC ≠ 0 ⓑ BC = 0
					ⓐ									
CPI	A - (HL) HL - HL+1 BC - BC-1	1	1	X	1	X	1	1	*	11 101 101 ED 10 100 001 A1	2	4	16	
					ⓐ									
CPIR	A - (HL) HL - HL+1 BC - BC-1 Repeat until A = (HL) or BC = 0	1	1	X	1	X	1	1	*	11 101 101 ED 10 110 001 B1	2	5	21	ⓑ BC ≠ 0 and A ≠ (HL) ⓑ BC = 0 or A = (HL)
					ⓐ									
CPD	A - (HL) HL - HL-1 BC - BC-1	1	1	X	1	X	1	1	*	11 101 101 ED 10 101 001 A9	2	4	16	
					ⓐ									
CPDR	A - (HL) HL - HL-1 BC - BC-1 Repeat until A = (HL) or BC = 0	1	1	X	1	X	1	1	*	11 101 101 ED 10 111 001 B9	2	5	21	ⓑ BC ≠ 0 and A ≠ (HL) ⓑ BC = 0 or A = (HL)

NOTES: ⓐ P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1.
 ⓑ Z flag is 1 if A = (HL), otherwise Z = 0.

8-Bit Arithmetic and Logical Group

ADD A, r	A - A + r	1	1	X	1	X	V	0	1	10 000 r	1	1	4	r - Reg.	
ADD A, n	A - A + n	1	1	X	1	X	V	0	1	11 000 110 - s -	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A	
ADD A, (HL)	A - A + (HL)	1	1	X	1	X	V	0	1	10 000 110	1	2	7		
ADD A, (IX+d)	A - A + (IX+d)	1	1	X	1	X	V	0	1	11 011 101 10 000 110 - d -	DD	3	5	19	
ADD A, (IY+d)	A - A + (IY+d)	1	1	X	1	X	V	0	1	11 111 101 10 000 110 - d -	FD	3	5	19	
ADC A, s	A - A + s + CY	1	1	X	1	X	V	0	1	001				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the 000 in the ADD set above.	
SUB s	A - A - s	1	1	X	1	X	V	1	1	010					
SBC A, s	A - A - s - CY	1	1	X	1	X	V	1	1	011					
AND s	A - A & s	1	1	X	1	X	P	0	0	100					
OR s	A - A ∨ s	1	1	X	0	X	P	0	0	110					
XOR s	A - A ⊕ s	1	1	X	0	X	P	0	0	101					
CP s	A - s	1	1	X	1	X	V	1	1	111					
INC r	r - r + 1	1	1	X	1	X	V	0	0	00 r 100	1	1	4		
INC (HL)	(HL) - (HL) + 1	1	1	X	1	X	V	0	0	00 110 100			1	3	11
INC (IX+d)	(IX+d) - (IX+d) + 1	1	1	X	1	X	V	0	0	11 011 101 00 110 100 - d -	DD	3	6	23	
INC (IY+d)	(IY+d) - (IY+d) + 1	1	1	X	1	X	V	0	0	11 111 101 00 110 100 - d -	FD	3	6	23	
DEC m	m - m - 1	1	1	X	1	X	V	1	0	101				m is any of r, (HL), (IX+d), (IY+d), as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode.	

General Purpose Arithmetic and CPU Control Groups	Mnemonic	Symbolic Operation	S	Z	Flags	P/V	H	C	Opcode	No. of Bytes	No. of Cycles	M	No. of T	Comments	
									76 543 210 Hex						
	DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands.	1	1	X	X	X	P	* 1	00 100 111 27	1	1	4	Decimal adjust accumulator.	
	CPL	$A \leftarrow \bar{A}$	*	*	X	1	X	*	*	00 101 111 2F	1	1	4	Complement accumulator (one's complement).	
	NEG	$A \leftarrow 0 - A$	1	1	X	1	X	V	1	11 101 101 ED	2	2	8	Negate acc. (two's complement).	
	CCF	$CY \leftarrow \bar{CY}$	*	*	X	X	X	*	0	01 111 111 3F	1	1	4	Complement carry flag.	
	SCF	$CY \leftarrow 1$	*	*	X	0	X	*	0	00 110 111 37	1	1	4	Set carry flag.	
	NOP	No operation	*	*	X	*	X	*	*	00 000 000 00	1	1	4		
	HALT	CPU halted	*	*	X	*	X	*	*	01 110 110 76	1	1	4		
	DI *	IFF = 0	*	*	X	*	X	*	*	11 110 011 F3	1	1	4		
	EI *	IFF = 1	*	*	X	*	X	*	*	11 111 011 FB	1	1	4		
	IM 0	Set interrupt mode 0	*	*	X	*	X	*	*	11 101 101 ED	2	2	8		
	IM 1	Set interrupt mode 1	*	*	X	*	X	*	*	01 000 110 46	11 101 101 ED	2	2	8	
	IM 2	Set interrupt mode 2	*	*	X	*	X	*	*	01 010 110 56	11 101 101 ED	2	2	8	








NOTES: IFF indicates the interrupt enable flip-flop.
CY indicates the carry flip-flop.
* indicates interrupts are not sampled at the end of EI or DI.

16-Bit Arithmetic Group

ADD HL, ss	$HL \leftarrow HL + ss$	*	*	X	X	X	*	0	1	00 ss 001	1	3	11	ss Reg 00 BC	
ADC HL, ss	$HL \leftarrow HL + ss + CY$	1	1	X	X	X	V	0	1	11 101 101 ED	2	4	15	01 DE 10 HL 11 SP	
SBC HL, ss	$HL \leftarrow HL - ss - CY$	1	1	X	X	X	V	1	1	11 101 101 ED	2	4	15	01 DE 10 HL 11 SP	
ADD IX, pp	$IX \leftarrow IX + pp$	*	*	X	X	X	*	0	1	01 ss 010 01 pp 001	2	4	15	pp Reg 01 BC 10 IX 11 SP	
ADD IY, rr	$IY \leftarrow IY + rr$	*	*	X	X	X	*	0	1	11 111 101 FD	2	4	15	rr Reg 00 BC 10 IY 11 SP	
INC ss	$ss \leftarrow ss + 1$	*	*	X	*	X	*	*	*	00 ss 011	1	1	6		
INC IX	$IX \leftarrow IX + 1$	*	*	X	*	X	*	*	*	11 011 101 DD	2	2	10		
INC IY	$IY \leftarrow IY + 1$	*	*	X	*	X	*	*	*	00 100 011 23	11 111 101 FD	2	2	10	
DEC ss	$ss \leftarrow ss - 1$	*	*	X	*	X	*	*	*	00 ss 011	1	1	6		
DEC IX	$IX \leftarrow IX - 1$	*	*	X	*	X	*	*	*	11 011 101 DD	2	2	10		
DEC IY	$IY \leftarrow IY - 1$	*	*	X	*	X	*	*	*	00 101 011 2B	11 111 101 FD	2	2	10	

NOTES: ss is any of the register pairs BC, DE, HL, SP.
pp is any of the register pairs BC, DE, IX, SP.
rr is any of the register pairs BC, DE, IY, SP.

Rotate and Shift Group

RLCA		*	*	X	0	X	*	0	1	00 000 111 07	1	1	4	Rotate left circular accumulator.
RLA		*	*	X	0	X	*	0	1	00 010 111 17	1	1	4	Rotate left accumulator.
RRCA		*	*	X	0	X	*	0	1	00 001 111 0F	1	1	4	Rotate right circular accumulator.
RRA		*	*	X	0	X	*	0	1	00 011 111 1F	1	1	4	Rotate right accumulator.
RLC r		1	1	X	0	X	P	0	1	11 001 011 CB	2	2	8	Rotate left circular register r.
RLC (HL)		1	1	X	0	X	P	0	1	00 000 r 11 001 011 CB	2	4	15	000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IX + d)		1	1	X	0	X	P	0	1	11 011 101 DD	4	6	23	
RLC (IY + d)		1	1	X	0	X	P	0	1	11 111 101 FD	4	6	23	
RL m		1	1	X	0	X	P	0	1	00 000 110 010				Instruction format and states are as shown for RLC's. To form new opcode replace 000 or RLC's with shown code.
RRC m		1	1	X	0	X	P	0	1	001				

Rotate and Shift Group (Continued)

Mnemonic	Symbolic Operation	S	X	Flags	P/V	M	C	Opcode	Hex	No. of Bytes	No. of Cycles	No. of Status	No. of T	Comments	
RR m	$\boxed{r-2} \rightarrow \boxed{CV} \rightarrow$ m.r.(HL).(IX+d).(IY+d)	1	1	X	0	X	P	0	1	01					
SLA m	$\boxed{CV} \rightarrow \boxed{r-2} \rightarrow 0$ m.r.(HL).(IX+d).(IY+d)	1	1	X	0	X	P	0	1	100					
SRA m	$\boxed{r-2} \rightarrow \boxed{CV} \rightarrow$ m.r.(HL).(IX+d).(IY+d)	1	1	X	0	X	P	0	1	101					
SRL m	$0 \rightarrow \boxed{r-2} \rightarrow \boxed{CV} \rightarrow$ m.r.(HL).(IX+d).(IY+d)	1	1	X	0	X	P	0	1	111					
RLD	$\boxed{r-4} \rightarrow \boxed{0} \rightarrow$ A $\boxed{r-4} \rightarrow \boxed{0} \rightarrow$ A HL	1	1	X	0	X	P	0	*	11 101 101 01 101 111	ED 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL).
RRD	$\boxed{r-4} \rightarrow \boxed{0} \rightarrow$ A $\boxed{r-4} \rightarrow \boxed{0} \rightarrow$ A HL	1	1	X	0	X	P	0	*	11 101 101 01 100 111	ED 67	2	5	18	The content of the upper half of the accumulator is unaffected.

Bit Set, Reset and Test Group

BIT b, r	Z - \bar{r}_b	X	1	X	1	X	X	0	*	11 001 011 01 b r	CB	2	2	8	r 000 b 001 r 001 C 010 D 011 E 100 H 101 L 111 A b Bit Tested
BIT b, (HL)	Z - $\overline{(HL)}_b$	X	1	X	1	X	X	0	*	11 001 011 01 b 110	CB	2	3	12	
BIT b, (IX+d)	Z - $\overline{(IX+d)}_b$	X	1	X	1	X	X	0	*	11 011 101 11 001 011 - d - 01 b 110	DD CB	4	5	20	
BIT b, (IY+d)	Z - $\overline{(IY+d)}_b$	X	1	X	1	X	X	0	*	11 111 101 11 001 011 - d - 01 b 110	FD CB	4	5	20	
SET b, r	$r_b = 1$	*	*	X	*	X	*	*	*	11 001 011 11 b r	CB	2	2	8	
SET b, (HL)	$(HL)_b = 1$	*	*	X	*	X	*	*	*	11 001 011 11 b 110	CB	2	4	15	
SET b, (IX+d)	$(IX+d)_b = 1$	*	*	X	*	X	*	*	*	11 011 101 11 001 011 - d - 11 b 110	DD CB	4	6	23	
SET b, (IY+d)	$(IY+d)_b = 1$	*	*	X	*	X	*	*	*	11 111 101 11 001 011 - d - 11 b 110	FD CB	4	6	23	
RES b, m	$m_b = 0$ m = r, (HL), (IX+d), (IY+d)	*	*	X	*	X	*	*	*	11 001 011 11	CB				To form new opcode replace 11 of SET b, a with 11. Flags and time states for SET instruction.

NOTES: The notation m_b indicates bit b (0 to 7) or location m.

Jump Group

JP nn	PC = nn	*	*	X	*	X	*	*	*	11 000 011 - n - - n -	C3	3	3	10		
JP oc, nn	If condition oc is true PC = nn, otherwise continue	*	*	X	*	X	*	*	*	11 oc 010 - n - - n -		3	3	10	oc Condition 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PC parity odd 101 PS parity even 110 P sign positive 111 M sign negative	
JR e	PC = PC + e	*	*	X	*	X	*	*	*	00 011 000 - e - 2 - - e - 2 -		18	2	3	12	If condition not met.
JR C, e	If C = 0, continue PC = PC + e	*	*	X	*	X	*	*	*	00 111 000 - e - 2 - - e - 2 -		38	2	2	7	If condition not met.
JR NC, e	If C = 1, continue PC = PC + e	*	*	X	*	X	*	*	*	00 110 000 - e - 2 - - e - 2 -		30	2	2	7	If condition not met.
JP Z, e	If Z = 0, continue PC = PC + e	*	*	X	*	X	*	*	*	00 101 000 - e - 2 - - e - 2 -		28	2	2	7	If condition not met.
JR NZ, e	If Z = 1, continue PC = PC + e	*	*	X	*	X	*	*	*	00 100 000 - e - 2 - - e - 2 -		20	2	2	7	If condition not met.
JP (HL)	PC = HL	*	*	X	*	X	*	*	*	11 101 001 11 101 001	E9	1	1	4		
JP (IX)	PC = IX	*	*	X	*	X	*	*	*	11 011 101 11 101 001	DD E9	2	2	8		

**Jump Group
(Continued)**

Mnemonic	Symbolic Operation	S	Z	Flags	E	P/V	H	C	Opcode 78 543 210 Hex	No. of Bytes	Word M Cycles	No. of T Stages	Comments
IP (IT)	PC - IT	*	*	X	*	X	*	*	11 101 101 FD	2	2	8	
DINZ, *	B = B - 1	*	*	X	*	X	*	*	11 101 001 E9	2	2	8	If B = 0.
	If B = 0, continue	*	*	X	*	X	*	*	00 010 000 10				
	If B = 0, PC = PC + e	*	*	X	*	X	*	*	- e - 2 -	2	3	13	If B = 0.

NOTES: * represents the extension in the relative addressing mode.
e is a signed two's complement number in the range < -126, 129 >.
* - 2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

**Call and
Return Group**

CALL nn	(SP - 1) - PC _H (SP - 2) - PC _L PC = nn	*	*	X	*	X	*	*	11 001 101 CD	3	5	17	
CALL cc, nn	If condition cc is false, continue, otherwise same as CALL nn	*	*	X	*	X	*	*	11 cc 100	3	3	10	If cc is false.
									- n -				3
RET	PC _L - (SP) PC _H - (SP + 1)	*	*	X	*	X	*	*	11 001 001 C9	1	3	10	
RET cc	If condition cc is false, continue, otherwise same as RET	*	*	X	*	X	*	*	11 cc 000	1	1	5	If cc is false.
									- n -				1
RETI	Return from interrupt	*	*	X	*	X	*	*	11 101 101 ED	2	4	14	
RETN!	Return from non-maskable interrupt	*	*	X	*	X	*	*	01 001 101 4D	2	4	14	000 NZ non-zero
									11 101 101 ED				100 PC parity odd
RST p	(SP - 1) - PC _H (SP - 2) - PC _L PC _H = HL + 1 PC _L = p	*	*	X	*	X	*	*	11 i 111	1	3	11	000 OEH
									001 06H				
									010 10H				
									011 18H				
									100 20H				
									101 28H				
									110 30H				
									111 36H				
									000 00H				
									001 06H				

NOTE: !RETN loads IF2 = !FF₇

**Input and
Output Group**

IN A, (n)	A = (n)	*	*	X	*	X	*	*	11 011 011 DB	2	3	11	n to A ₀ - A ₇ Acc. to A ₈ - A ₁₅
IN r, (C)	r = (C)	1	1	X	1	X	P	0	11 101 101 ED	2	3	12	C to A ₀ - A ₇ B to A ₈ - A ₁₅
	If r = 110 only the flags will be selected								01 r 000				
INI	(HL) - (C)	X	1	X	X	X	X	1	11 101 101 ED	2	4	16	C to A ₀ - A ₇
	B = B - 1								10 100 010 A2				B to A ₈ - A ₁₅
INIR	HL = HL + 1	X	1	X	X	X	X	1	11 101 101 ED	2	5	21	C to A ₀ - A ₇
	B = B - 1								10 110 010 B2				B to A ₈ - A ₁₅
IND	Repeat until B = 0	X	1	X	X	X	X	1	11 101 101 ED	2	4	16	C to A ₀ - A ₇
	B = B - 1								10 101 010 AA				B to A ₈ - A ₁₅
INDR	HL = HL - 1	X	1	X	X	X	X	1	11 101 101 ED	2	5	21	C to A ₀ - A ₇
	B = B - 1								10 111 010 BA				B to A ₈ - A ₁₅
OUT (n), A	Repeat until B = 0	X	1	X	X	X	1	X	11 010 011 D3	2	3	11	n to A ₀ - A ₇ Acc. to A ₈ - A ₁₅
	(C) = r								- n -				11 101 101 ED
OUTI	(C) = r	X	1	X	X	X	1	X	01 r 001	2	3	12	C to A ₀ - A ₇ B to A ₈ - A ₁₅
	(C) = (HL)								11 101 101 ED				C to A ₀ - A ₇ B to A ₈ - A ₁₅
OTIR	HL = HL + 1	X	1	X	X	X	X	1	11 101 101 ED	2	5	21	C to A ₀ - A ₇
	B = B - 1								10 110 011 B3				B to A ₈ - A ₁₅
OUTD	Repeat until B = 0	X	1	X	X	X	1	X	11 101 101 ED	2	4	16	C to A ₀ - A ₇
	(C) = (HL)								10 101 011 AB				B to A ₈ - A ₁₅

NOTE: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.
② M Flag is 1 if data bit is 1, otherwise M Flag is 0.

Input and Output Group
(Continued)

Mnemonic	Symbolic Operation	S	Z	Flags	P/V	N	C	Opcode	No. of Bytes	No. of M. Cycles	No. of T. States	Comments
OTDR	(C) ← (HL) B ← B-1 HL ← HL-1 Repeat until B = 0	X	1	X X X X	X	X	X	11 101 101 ED 10 111 011	2 2	5 (II B=0) 4 (II B=0)	21	C to A ₀ - A ₇ B to A ₀ - A ₁₅

Summary of Flag Operation

Instruction	D ₇	S	Z	H	P/V	N	D ₀	C	Comments
ADD A, ADC A, s	1	1	X	1	X	V	0	1	8-bit add or add with carry.
SUB s, SBC A, s; CP s; NEG	1	1	X	1	X	V	1	1	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	1	1	X	1	X	P	0	0	Logical operations.
OR s; XOR s	1	1	X	0	X	P	0	0	
INC s	1	1	X	1	X	V	0	*	8-bit increment.
DEC s	1	1	X	1	X	V	1	*	8-bit decrement.
ADD DD, ss	*	*	X	X	*	0	1		16-bit add.
ADC HL, ss	1	1	X	X	X	V	0	1	16-bit add with carry.
SBC HL, ss	1	1	X	X	X	V	1	1	16-bit subtract with carry.
RLA, RLCA, RRA, RRCA	*	*	X	0	X	*	0	1	Rotate accumulator.
RL m, RLC m, RR m;	1	1	X	0	X	P	0	1	Rotate and shift locations.
RRC m, SRA m;									
SRA m, SRL m	1	1	X	0	X	P	0	*	Rotate digit left and right.
RLD, RRD	1	1	X	1	X	P	*	1	Decimal adjust accumulator.
DAA	*	*	X	1	X	*	1	*	Complement accumulator.
CPL	*	*	X	0	X	*	0	1	Complement accumulator.
SCF	*	*	X	0	X	*	0	1	Set carry.
CCF	*	*	X	0	X	*	0	1	Complement carry.
IN r (C)	1	1	X	0	X	0	0	*	Input register indirect.
INI, IND, OUTI, OUTD	X	1	X	X	X	X	1	*	Block input and output. Z = 0 if B ≠ 0 otherwise Z = 0.
INIR, INDR, OTIR, OTDR	X	1	X	X	X	X	1	*	
LDI, LDD	X	X	X	0	X	1	0	*	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDIR, LDDR	X	X	X	0	X	0	*	*	
CFI, CPIR, CPD, CPDR	X	1	X	X	X	1	1	*	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LD A, I, LD A, R	1	1	X	0	X	IFF	0	*	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
BIT b, s	X	1	X	1	X	X	0	*	The state of bit b of location s is copied into the Z flag.

Symbolic Notation

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	I	The flag is affected according to the result of the operation.
Z	Zero flag. Z = 1 if the result of the operation is 0.	*	The flag is unchanged by the operation.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	0	The flag is reset by the operation.
H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.	1	The flag is set by the operation.
N	Add/Subtract flag. N = 1 if the previous operation was a subtract.	X	The flag is a "don't care."
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.	V	P/V flag affected according to the overflow result of the operation.
C	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.	P	P/V flag affected according to the parity result of the operation.
		r	Any one of the CPU registers A, B, C, D, E, H, L.
		s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
		ss	Any 16-bit location for all the addressing modes allowed for that instruction.
		ii	Any one of the two index registers IX or IY.
		R	Refresh counter.
		n	8-bit value in range < 0, 255 >.
		nn	16-bit value in range < 0, 65535 >.

**Pin
Descriptions**

A₀-A₁₅. *Address Bus* (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. *Bus Acknowledge* (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. *Bus Request* (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

D₀-D₇. *Data Bus* (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. *Halt State* (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. *Interrupt Request* (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. *Input/Output Request* (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation.

IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

MI. *Machine Cycle One* (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. MI, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. *Memory Request* (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. *Non-Maskable Interrupt* (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. *Read* (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. *Reset* (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. *Refresh* (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

WAIT. *Wait* (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. *Write* (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing


The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T₂. During clock states T₃ and T₄ of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: T_w - Wait cycle added when necessary for slow ancillary devices.

Figure 5. Instruction Opcode Fetch

**CPU
Timing**
(Continued)

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle,

MREQ also becomes active when the address bus is stable. The WR line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Z100-002

CPU Timing
(Continued)

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_w). This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




NOTE: T_w = One Wait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special $\overline{M1}$ cycle is generated.

During this $\overline{M1}$ cycle, \overline{IORQ} becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: 1) T_L = Last state of previous instruction.

2) Two Wait cycles automatically inserted by CPU(*).


Figure 8. Interrupt Request/Acknowledge Cycle

**CPU
Timing**
(Continued)

Non-Maskable Interrupt Request Cycle.

NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a

normal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Figure 9).




*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge

must occur no later than the rising edge of the clock cycle preceding T_{LAST}.

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTE: T_L = Last state of any M cycle.


T_X = An arbitrary clock cycle used by requesting device.

Figure 10. Z-BUS Request/Acknowledge Cycle

CPU Timing
(Continued)

Halt Acknowledge Cycle. When the CPU receives a Halt instruction, it executes NOP states until either an INT or NMI input is

received. When in the Halt state, the $\overline{\text{HALT}}$ output is active and remains so until an interrupt is received (Figure 11).



NOTE: $\overline{\text{INT}}$ will also force a Halt exit.

*See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, three internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

AC Characteristics	Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU†	
				Min	Max	Min	Max	Min	Max
	1	TcC	Clock Cycle Time	400*		250*		165*	
	2	TwCh	Clock Pulse Width (High)	180*		110*		65*	
	3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000
	4	TIC	Clock Fall Time	—	30	—	30	—	20
	5	TrC	Clock Rise Time	—	30	—	30	—	20
	6	TdCr(A)	Clock 1 to Address Valid Delay	—	145	—	110	—	90
	7	TdA(MREQ)	Address Valid to \overline{MREQ} 1 Delay	125*	—	65*	—	35*	—
	8	TdC(MREQ)	Clock 1 to \overline{MREQ} 1 Delay	—	100	—	85	—	70
	9	TdCr(MREQr)	Clock 1 to \overline{MREQ} 1 Delay	—	100	—	85	—	70
	10	TwMREQh	\overline{MREQ} Pulse Width (High)	170*	—	110*	—	65*	—
	11	TwMREQl	\overline{MREQ} Pulse Width (Low)	360*	—	220*	—	135*	—
	12	TdC(MREQr)	Clock 1 to \overline{MREQ} 1 Delay	—	100	—	85	—	70
	13	TdC(RD)	Clock 1 to \overline{RD} 1 Delay	—	130	—	95	—	80
	14	TdCr(RDr)	Clock 1 to \overline{RD} 1 Delay	—	100	—	85	—	70
	15	TsD(Cr)	Data Setup Time to Clock 1	50	—	35	—	30	—
	16	ThD(RDr)	Data Hold Time to \overline{RD} 1	—	0	—	0	—	0
	17	TsWAIT(Cl)	\overline{WAIT} Setup Time to Clock 1	70	—	70	—	60	—
	18	ThWAIT(Cl)	\overline{WAIT} Hold Time after Clock 1	—	0	—	0	—	0
	19	TdCr(Ml)	Clock 1 to \overline{Ml} 1 Delay	—	130	—	100	—	80
	20	TdCr(Ml-r)	Clock 1 to \overline{Ml} 1 Delay	—	130	—	100	—	80
	21	TdCr(RFSH)	Clock 1 to \overline{RFSH} 1 Delay	—	180	—	130	—	110
	22	TdCr(RFSHr)	Clock 1 to \overline{RFSH} 1 Delay	—	150	—	120	—	100
	23	TdC(RDr)	Clock 1 to \overline{RD} 1 Delay	—	110	—	85	—	70
	24	TdCr(RD)	Clock 1 to \overline{RD} 1 Delay	—	100	—	85	—	70
	25	TsD(Cl)	Data Setup to Clock 1 during M_2, M_3, M_4 or M_5 Cycles	60	—	50	—	40	—
	26	TdA(IRQ)	Address Stable prior to \overline{IRQ} 1	320*	—	180*	—	110*	—
	27	TdCr(IRQ)	Clock 1 to \overline{IRQ} 1 Delay	—	90	—	75	—	65
	28	TdC(IRQr)	Clock 1 to \overline{IRQ} 1 Delay	—	110	—	85	—	70
	29	TdD(WR)	Data Stable prior to \overline{WR} 1	190*	—	80*	—	25*	—
	30	TdC(WR)	Clock 1 to \overline{WR} 1 Delay	—	90	—	80	—	70
	31	TwWR	\overline{WR} Pulse Width	360*	—	220*	—	135*	—
	32	TdC(WRr)	Clock 1 to \overline{WR} 1 Delay	—	100	—	80	—	70
	33	TdD(WR)	Data Stable prior to \overline{WR} 1	20*	—	-10*	—	-55*	—
	34	TdCr(WR)	Clock 1 to \overline{WR} 1 Delay	—	80	—	65	—	60
	35	TdWRr(D)	Data Stable from \overline{WR} 1	120*	—	60*	—	30*	—
	36	TdC(HALT)	Clock 1 to \overline{HALT} 1 or 1	—	300	—	300	—	260
	37	TwNMI	\overline{NMI} Pulse Width	80	—	80	—	70	—
	38	TsBUSREQ(Cr)	\overline{BUSREQ} Setup Time to Clock 1	80	—	50	—	50	—

* For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page:

† Units in nanoseconds (ns). All timings are preliminary and subject to change.

NEC 08Z

AC Characteristics (Continued)	Number	Symbol	Parameter	Z80 CPU		Z80A CPU		Z80B CPU†	
				Min	Max	Min	Max	Min	Max
	39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock 1	0	—	0	—	0	—
	40	TdCr(BUSACKf)	Clock 1 to BUSACK 1 Delay	—	120	—	100	—	90
	41	TdCr(BUSACKr)	Clock 1 to BUSACK 1 Delay	—	110	—	100	—	90
	42	TdCr(Dz)	Clock 1 to Data Float Delay	—	90	—	90	—	80
	43	TdCr(CTz)	Clock 1 to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)	—	110	—	80	—	70
	44	TdCr(Az)	Clock 1 to Address Float Delay	—	110	—	90	—	80
	45	TdCr(A)	MREQ 1, IORQ 1, RD 1, and WR 1 to Address Hold Time	160*	—	80*	—	35*	—
	46	TsRESET(Cr)	RESET to Clock 1 Setup Time	90	—	60	—	60	—
	47	ThRESET(Cr)	RESET to Clock 1 Hold Time	—	0	—	0	—	0
	48	tsINTf(Cr)	INT to Clock 1 Setup Time	80	—	80	—	70	—
	49	ThINTr(Cr)	INT to Clock 1 Hold Time	—	0	—	0	—	0
	50	TdM1f(IORQf)	M1 1 to IORQ 1 Delay	—	920*	—	565*	—	365*
	51	TdCl(IORQf)	Clock 1 to IORQ 1 Delay	—	110	—	85	—	70
	52	TdCr(IORQr)	Clock 1 to IORQ 1 Delay	—	100	—	85	—	70
	53	TdCl(D)	Clock 1 to Data Valid Delay	—	230	—	150	—	130

* For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TIC = 20 ns.

† Units in nanoseconds (ns). All timings are preliminary and subject to change. All timings assume equal loading on pins with 50 pF.

Footnotes to AC Characteristics

Number	Symbol	Z80	Z80A	Z80B
1	TcC	TwCh + TwCl + TrC + TIC	TwCh + TwCl + TrC + TIC	TwCh + TwCl + TrC + TIC
2	TwCh	Although static by design, TwCh of greater than 200 μs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed
7	TdA(MREQf)	TwCh + TIC - 75	TwCh + TIC - 65	TwCh + TIC - 50
10	TwMREQh	TwCh + TIC - 30	TwCh + TIC - 20	TwCh + TIC - 20
11	TwMREQl	TcC - 40	TcC - 30	TcC - 30
26	TdA(IORQf)	TcC - 80	TcC - 70	TcC - 55
29	TdD(WRf)	TcC - 210	TcC - 170	TcC - 140
31	TwWR	TcC - 40	TcC - 30	TcC - 30
33	TdD(WRf)	TwCl + TrC - 180	TwCl + TrC - 140	TwCl + TrC - 140
35	TdWRr(D)	TwCl + TrC - 80	TwCl + TrC - 70	TwCl + TrC - 55
45	TdCr(A)	TwCl + TrC - 40	TwCl + TrC - 50	TwCl + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TIC - 80	2TcC + TwCh + TIC - 65	2TcC + TwCh + TIC - 50

AC Test Conditions:

V_{IH} = 2.0 V
V_{IL} = 0.5 V
V_{IHC} = V_{CC} - 0.6 V
V_{ILC} = 0.45 V
V_{OH} = 2.0 V
V_{OL} = 0.8 V
FLSAT = ±0.5 V


Absolute Maximum Ratings	Storage Temperature	-65°C to +150°C	Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
	Temperature under Bias	Specified operating range	
	Voltages on all inputs and outputs with respect to ground . -0.3 V to +7 V		
	Power Dissipation	1.5 W	

Standard Test Conditions The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C, +4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.

All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



DC Characteristic	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	V _{CC} +0.3	V	
	V _{IL}	Input Low Voltage	-0.3	0.8	V	
	V _{IH}	Input High Voltage	2.0	V _{CC}	V	
	V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 1.8 mA
	V _{OH}	Output High Voltage	2.4		V	I _{OH} = -250 μA
	I _{CC}	Power Supply Current				
		Z80		150 ¹	mA	
		Z80A		200 ²	mA	
		Z80B		200	mA	
	I _{LI}	Input Leakage Current		10	μA	V _{IN} = 0 to V _{CC}
	I _{LEAK}	3-State Output Leakage Current in Float	-10	10 ³	μA	V _{OUT} = 0.4 to V _{CC}

1. For military grade parts, I_{CC} is 200 mA.
2. Typical rate for Z80A is 90 mA.

3. A15-A0, D7-D0, MREQ, IORQ, RD, and WR.

Capacitance	Symbol	Parameter	Min	Max	Unit	Note
	C _{CLOCK}	Clock Capacitance		35	pF	
	C _{IN}	Input Capacitance		5	pF	Unmeasured pins returned to ground
	C _{OUT}	Output Capacitance		10	pF	

T_A = 25°C, f = 1 MHz.

Z80 © 1982

Z8420 Z80[®] PIO Parallel Input/Output Controller



Product Specification

June 1982

- Features**
- Provides a direct interface between Z-80 microcomputer systems and peripheral devices.
 - Both ports have interrupt-driven handshake for fast response.
 - Four programmable operating modes: byte input, byte output, byte input/output (Port A only), and bit input/output.

- Programmable interrupts on peripheral status conditions.
- Standard Z-80 Family bus-request and prioritized interrupt-request daisy chains implemented without external logic.
- The eight Port B outputs can drive Darlington transistors (1.5 mA at 1.5 V).

**General
Description**

The Z-80 PIO Parallel I/O Circuit is a programmable, dual-port device that provides a TTL-compatible interface between peripheral devices and the Z-80 CPU. The CPU configures the Z-80 PIO to interface with a wide range of peripheral devices with no other external logic. Typical peripheral devices that are compatible with the Z-80 PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc.

One characteristic of the Z-80 peripheral controllers that separates them from other interface controllers is that all data transfer between the peripheral device and the CPU is

accomplished under interrupt control. Thus, the interrupt logic of the PIO permits full use of the efficient interrupt capabilities of the Z-80 CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO.

Another feature of the PIO is the ability to interrupt the CPU upon occurrence of specified status conditions in the peripheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the time the processor must spend in polling peripheral status.




Figure 1. Pin Functions




Figure 2. Pin Assignments

Z80 PIO

General Description
(Continued)

The Z-80 PIO interfaces to peripherals via two independent general-purpose I/O ports, designated Port A and Port B. Each port has eight data bits and two handshake signals, Ready and Strobe, which control data transfer. The Ready output indicates to the peripheral that the port is ready for a data transfer. Strobe is an input from the peripheral that indicates when a data transfer has occurred.

Operating Modes. The Z-80 PIO ports can be programmed to operate in four modes: byte output (Mode 0), byte input (Mode 1), byte input/output (Mode 2) and bit input/output (Mode 3).

In Mode 0, either Port A or Port B can be programmed to output data. Both ports have output registers that are individually addressed by the CPU; data can be written to either port at any time. When data is written to a port, an active Ready output indicates to the external device that data is available at the associated port and is ready for transfer to the external device. After the data transfer, the external device responds with an active Strobe input, which generates an interrupt, if enabled.

In Mode 1, either Port A or Port B can be configured in the input mode. Each port has an input register addressed by the CPU. When the CPU reads data from a port, the PIO sets the Ready signal, which is detected by the external device. The external device then places data on the I/O lines and strobos the I/O port, which latches the data into the Port Input Register, resets Ready, and triggers the Interrupt Request, if enabled. The CPU can read the input data at any time, which again sets Ready.

Mode 2 is bidirectional and uses Port A, plus the interrupts and handshake signals from both ports. Port B must be set to Mode 3 and masked off. In operation, Port A is used for both data input and output. Output operation is similar to Mode 0 except that data is allowed out onto the Port A bus only when \overline{ASTB} is Low. For input, operation is similar to Mode 1, except that the data input uses the Port B handshake signals and the Port B interrupt (if enabled).

Both ports can be used in Mode 3. In this mode, the individual bits are defined as either input or output bits. This provides up to eight separate, individually defined bits for each port. During operation, Ready and Strobe are

not used. Instead, an interrupt is generated if the condition of one input changes, or if all inputs change. The requirements for generating an interrupt are defined during the programming operation: the active level is specified as either High or Low, and the logic condition is specified as either one input active (OR) or all inputs active (AND). For example, if the port is programmed for active Low inputs and the logic function is AND, then all inputs at the specified port must go Low to generate an interrupt.

Data outputs are controlled by the CPU and can be written or changed at any time.

- Individual bits can be masked off.
- The handshake signals are not used in Mode 3; Ready is held Low, and Strobe is disabled.
- When using the Z-80 PIO interrupts, the Z-80 CPU interrupt mode must be set to Mode 2.




Figure 3. PIO in a Typical Z80 Family Environment

Internal Structure

The internal structure of the Z-80 PIO consists of a Z-80 CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic (Figure 4). The CPU bus interface logic allows the Z-80 PIO to interface directly to the Z-80 CPU with no other external logic. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B) are virtually identical and are used to interface directly to peripheral devices.

Port Logic. Each port contains separate input and output registers, handshake control logic, and the control registers shown in Figure 5. All data transfers between the peripheral unit and the CPU use the data input and output registers. The handshake logic associated with each port controls the data transfers through the input and the output registers. The mode control register (two bits) selects one of the four programmable operating modes.

The control mode (Mode 3) uses the remaining registers. The input/output control register specifies which of the eight data bits in the port are to be outputs and enables these bits; the remaining bits are inputs. The mask register and the mask control register control Mode 3 interrupt conditions. The mask register specifies which of the bits in the port are active and which are masked or inactive.

The mask control register specifies two conditions: first, whether the active state of the input bits is High or Low, and second, whether an interrupt is generated when any one unmasked input bit is active (OR condition) or if the interrupt is generated when *a*/ unmasked input bits are active (AND condition).

Interrupt Control Logic. The interrupt control logic section handles all CPU interrupt protocol for nested-priority interrupt structures. Any device's physical location in a daisy-chain configuration determines its priority. Two lines (IEI and IEO) are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output, or bidirectional modes, an interrupt can be generated whenever the peripheral requests a new byte transfer. In the bit control mode, an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routines completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.

Z80 PIO




Figure 4. Block Diagram

Internal Structure
(Continued)

If the CPU (in interrupt Mode 2) accepts an interrupt, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector forms a pointer to a location in memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant eight bits of the indirect pointer while the I Register in the CPU provides the most significant eight bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to 0 within the PIO because the pointer must point to two adjacent memory locations for a complete 16-bit address.


Unlike the other Z-80 peripherals, the PIO does not enable interrupts immediately after programming. It waits until \overline{MI} goes Low (e.g., during an opcode fetch). This condition is unimportant in the Z-80 environment but might not be if another type of CPU is used.

The PIO decodes the RETI (Return From

Interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine. No other communication with the CPU is required.

CPU Bus I/O Logic. The CPU bus interface logic interfaces the Z-80 PIO directly to the Z-80 CPU, so no external logic is necessary. For large systems, however, address decoders and/or buffers may be necessary.

Internal Control Logic. This logic receives the control words for each port during programming and, in turn, controls the operating functions of the Z-80 PIO. The control logic synchronizes the port operations, controls the port mode, port addressing, selects the read/write function, and issues appropriate commands to the ports and the interrupt logic. The Z-80 PIO does not receive a write input from the CPU; instead, the \overline{RD} , \overline{CE} , $\overline{C/D}$ and \overline{IORQ} signals generate the write input internally.



*Mask bit reads only to allow generation of an interrupt if the peripheral I/O pins go to the specified state.

Figure 5. Typical Port I/O Block Diagram

Programming Mode 0, 1, or 2. (*Byte Input, Output, or Bidirectional*). Programming a port for Mode 0, 1, or 2 requires two words per port. These words are:

A Mode Control Word. Selects the port operating mode (Figure 6). This word may be written any time.

An Interrupt Vector. The Z-80 PIO is designed for use with the Z-80 CPU in interrupt Mode 2 (Figure 7). When interrupts are enabled, the PIO must provide an interrupt vector.

Mode 3. (*Bit Input/Output*). Programming a port for Mode 3 operation requires a control word, a vector (if interrupts are enabled), and three additional words, described as follows:

I/O Register Control. When Mode 3 is selected, the mode control word must be followed by another control word that sets the I/O control register, which in turn defines which port lines are inputs and which are outputs (Figure 8).




Figure 6. Mode Control Word




Figure 7. Interrupt Vector Word





Figure 8. I/O Register Control Word

Interrupt Control Word. In Mode 3, handshake is not used. Interrupts are generated as a logic function of the input signal levels. The interrupt control word sets the logic conditions and the logic levels required for generating an interrupt. Two logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), and OR (if any one of the input bits changes to the active level, an interrupt is triggered). Bit D_6 sets the logic function, as shown in Figure 9. The active level of the input bits can be set either High or Low. The active level is controlled by Bit D_5 .

Mask Control Word. This word sets the mask control register, allowing any unused bits to be masked off. If any bits are to be masked, then D_4 must be set. When D_4 is set, the next word written to the port must be a mask control word (Figure 10).

Interrupt Disable. There is one other control word which can be used to enable or disable a port interrupt. It can be used without changing the rest of the interrupt control word (Figure 11).



*NOTE: THE PORT IS NOT ENABLED UNTIL THE INTERRUPT ENABLE IS FOLLOWED BY AN ACTIVE BIT.

Figure 9. Interrupt Control Word




Figure 10. Mask Control Word




Figure 11. Interrupt Disable Word

**Pin
Description**

A₀-A₇. Port A Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port A of the PIO and a peripheral device. A₀ is the least significant bit of the Port A data bus.

ARDY. Register A Ready (output, active High). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.

Input Mode. This signal is active when the Port A input register is empty and ready to accept data from the peripheral device.

Bidirectional Mode. This signal is active when data is available in the Port A output register for transfer to the peripheral device. In this mode, data is not placed on the Port A data bus, unless **ASTB** is active.

Control Mode. This signal is disabled and forced to a Low state.

ASTB. Port A Strobe Pulse From Peripheral Device (input, active Low). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.

Input Mode. The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.

Bidirectional Mode. When this signal is active, data from the Port A output register is gated onto the Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.

Control Mode. The strobe is inhibited internally.

B₀-B₇. Port B Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port B and a peripheral device. The Port B data bus can supply 1.5 mA at 1.5 V to drive Darlington transistors. B₀ is the least significant bit of the bus.

B/ \bar{A} . Port B Or A Select (input, High = B). This pin defines which port is accessed during a data transfer between the CPU and the PIO. A Low on this pin selects Port A; a High selects Port B. Often address bit A₀ from the CPU is used for this selection function.

BRDY. Register B Ready (output, active High). This signal is similar to ARDY, except that in the Port A bidirectional mode this signal is High when the Port A input register is empty and ready to accept data from the peripheral device.

BSTB. Port B Strobe Pulse From Peripheral Device (input, active Low). This signal is similar to ASTB, except that in the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.

C/ \bar{D} . Control Or Data Select (input, High = C). This pin defines the type of data transfer to be performed between the CPU and the PIO. A High on this pin during a CPU write to the PIO causes the Z-80 data bus to be interpreted as a *command* for the port selected by the B/ \bar{A} Select line. A Low on this pin means that the Z-80 data bus is being used to transfer data between the CPU and the PIO. Often address bit A₁ from the CPU is used for this function.

CE. Chip Enable (input, active Low). A Low on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally decoded from four I/O port numbers for Ports A and B, data, and control.

CLK. System Clock (input). The Z-80 PIO uses the standard single-phase Z-80 system clock.

D₀-D₇. Z-80 CPU Data Bus (bidirectional, 3-state). This bus is used to transfer all data and commands between the Z-80 CPU and the Z-80 PIO. D₀ is the least significant bit.

IEI. Interrupt Enable In (input, active High). This signal is used to form a priority-interrupt daisy chain when more than one interrupt-driven device is being used. A High level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). The IEO signal is the other signal required to form a daisy chain priority scheme. It is High only if IEI is High and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When INT is active the Z-80 PIO is requesting an interrupt from the Z-80 CPU.

IORQ. Input/Output Request (input from Z-80 CPU, active Low). IORQ is used in conjunction with B/ \bar{A} , C/ \bar{D} , CE, and RD to transfer commands and data between the Z-80 CPU and the Z-80 PIO. When CE, RD, and IORQ are active, the port addressed by B/ \bar{A} transfers data to the CPU (a read operation). Conversely, when CE and IORQ are active but RD is not, the port addressed by B/ \bar{A} is written into from the CPU with either data or control information, as specified by C/ \bar{D} . Also, if IORQ and MI are active simultaneously, the CPU is acknowledging an interrupt; the interrupting port automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

Pin Description
(Continued)

M1. *Machine Cycle* (input from CPU, active Low). This signal is used as a sync pulse to control several internal PIO operations. When both the M1 and RD signals are active, the Z-80 CPU is fetching an instruction from memory. Conversely, when both M1 and IORQ are active, the CPU is acknowledging an interrupt. In addition, M1 has two other functions within the Z-80 PIO: it synchronizes

the PIO interrupt logic; when M1 occurs without an active RD or IORQ signal, the PIO is reset.

RD. *Read Cycle Status* (input from Z-80 CPU, active Low). If RD is active, or an I/O operation is in progress, RD is used with B/A, C/D, CE, and IORQ to transfer data from the Z-80 PIO to the Z-80 CPU.

Timing

The following timing diagrams show typical timing in a Z-80 CPU environment. For more precise specifications refer to the composite ac timing diagram.

Write Cycle. Figure 12 illustrates the timing for programming the Z-80 PIO or for writing data to one of its ports. No Wait states are allowed for reading the PIO other than the automatically inserted TWA. The PIO does not receive a specific write signal; it internally generates its own from the lack of an active RD signal.




Figure 12. Write Cycle Timing

Read Cycle. Figure 13 illustrates the timing for reading the data input from an external device to one of the Z-80 PIO ports. No Wait states are allowed for reading the PIO other than the automatically inserted TWA.

Output Mode (Mode 0). An output cycle (Figure 14) is always started by the execution of an output instruction by the CPU. The WR* pulse from the CPU latches the data from the CPU data bus into the selected port's output register. The WR* pulse sets the Ready flag after a Low-going edge of CLK, indicating data is available. Ready stays active until the positive edge of the strobe line is received, indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an INT if the interrupt enable flip-flop has been set and if this device has the highest priority.




Figure 13. Read Cycle Timing




Figure 14. Mode 0 Output Timing

Z80 PIO

Timing
(Continued)

Input Mode (Mode 1). When $\overline{\text{STROBE}}$ goes Low, data is loaded into the selected port input register (Figure 15). The next rising edge of strobe activates $\overline{\text{INT}}$, if Interrupt Enable is set and this is the highest-priority requesting device. The following falling edge of CLK resets Ready to an inactive state, indicating

that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete, the positive edge of $\overline{\text{RD}}$ sets Ready at the next Low-going transition of CLK. At this time new data can be loaded into the PIO.




Figure 15. Mode 1 Input Timing

Bidirectional Mode (Mode 2). This is a combination of Modes 0 and 1 using all four handshake lines and the eight Port A I/O lines (Figure 16). Port B must be set to the bit mode and its inputs must be masked. The Port A handshake lines are used for output control and the Port B lines are used for input control.

If interrupts occur, Port A's vector will be used during port output and Port B's will be used during port input. Data is allowed out onto the Port A bus only when $\overline{\text{ASTB}}$ is Low. The rising edge of this strobe can be used to latch the data into the peripheral.




Figure 16. Mode 2 Bidirectional Timing

Timing (Continued)

Bit Mode (Mode 3). The bit mode does not utilize the handshake signals, and a normal port write or port read can be executed at any time. When writing, the data is latched into the output registers with the same timing as the output mode (Figure 17).

When reading the PIO, the data returned to the CPU is composed of output register data from those port data lines assigned as outputs and input register data from those port data

lines assigned as inputs. The input register contains data that was present immediately prior to the falling edge of \overline{RD} . An interrupt is generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers. However, if Port A is programmed in bidirectional mode, Port B does not issue an interrupt in bit mode and must therefore be polled.




Figure 17. Mode 3 Bit Mode Read Timing

Interrupt Acknowledge Timing. During \overline{MI} time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the Interrupt Enable signal to ripple through the daisy chain. The peripheral with IEI High and IEO Low during \overline{INTACK} places a preprogrammed 8-bit interrupt vector on the data bus at this time (Figure 18). IEO is held Low until a Return From Interrupt (RETI) instruction is executed by the CPU while IEI is High. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.




Figure 18. Interrupt Acknowledge Timing

Return From Interrupt Cycle. If a Z-80 peripheral has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always Low, inhibiting lower priority devices from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO is Low unless an "ED" is decoded as the first byte of a 2-byte opcode (Figure 19). In this case, IEO goes High until the next opcode byte is decoded, whereupon it goes Low again. If the second byte of the opcode was a "4D," then the opcode was a RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service has its IEI High and its

IEO Low. This device is the highest-priority device in the daisy chain that has received an interrupt acknowledge. All other peripherals have IEI = IEO. If the next opcode byte decoded is "4D," this peripheral device resets its "interrupt under service" condition.





Figure 19. Return From Interrupt

**AC
Characteristics**



Number	Symbol	Parameter	Z-80 PIO		Z-80A PIO		Z-80B PIO ⁽⁹⁾		Comment
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
1	TcC	Clock Cycle Time	400	[1]	250	[1]	165	[1]	
2	TwCh	Clock Width (High)	170	2000	105	2000	65	2000	
3	TwCl	Clock Width (Low)	170	2000	105	2000	65	2000	
4	TfC	Clock Fall Time		30		30		20	
5	TrC	Clock Rise Time		30		30		20	
6	TsCS(RI)	\overline{CE} , B/A, C/D to \overline{RD} , \overline{IORQ} \uparrow Setup Time	50		50		50		[6]
7	Th	Any Hold Times for Specified Setup Time	0		0		0	0	
8	TsRI(C)	\overline{RD} , \overline{IORQ} to Clock \uparrow Setup Time	115		115		70		
9	TdRI(DO)	\overline{RD}, \overline{IORQ} \downarrow to Data Out Delay	430		380		300		[2]
10	TdRI(DOe)	\overline{RD} , \overline{IORQ} \downarrow to Data Out Float Delay		160		110		70	
11	TsDI(C)	Data In to Clock \uparrow Setup Time	50		50		40		CL = 50 pF
12	TdIO(DOI)	\overline{IORQ} \downarrow to Data Out Delay (INTACK Cycle)	340		160		120		[3]
13	TsMI(Cr)	\overline{MI} \downarrow to Clock \uparrow Setup Time	210		90		70		
14	TsMI(Cl)	\overline{MI} \downarrow to Clock \uparrow Setup Time (MI Cycle)	0		0		0		[8]
15	TdMI(IEO)	\overline{MI} \downarrow to IEO \downarrow Delay (Interrupt Immediately Preceding MI \downarrow)	300		190		100		[5, 7]
16	TsEI(IO)	IEI to \overline{IORQ} \downarrow Setup Time (INTACK Cycle)	140		140		100		[7]
17	TdEI(IEOf)	IEI \downarrow to IEO \downarrow Delay	190		130		120		[5] CL = 50 pF
18	TdEI(IEOr)	IEI \downarrow to IEO \downarrow Delay (after ED Decode)	210		160		160		[5]
19	TcIO(C)	\overline{IORQ} \downarrow to Clock \uparrow Setup Time (To Activate READY on Next Clock Cycle)	220		200		170		
20	TdC(RDYr)	Clock \downarrow to READY \downarrow Delay	200		190		170		[5] CL = 50 pF
21	TdC(RDYf)	Clock \downarrow to READY \downarrow Delay	150		140		120		[5]
22	TwSTB	STROBE Pulse Width	150		150		120		[4]
23	TsSTB(C)	STROBE \downarrow to Clock \uparrow Setup Time (To Activate READY on Next Clock Cycle)	220		220		150		[5]
24	TdIO(PD)	\overline{IORQ} \downarrow to PORT DATA Stable Delay (Mode 0)	200		180		160		[5]
25	TsPD(STB)	PORT DATA to STROBE \downarrow Setup Time (Mode 1)	260		230		190		
26	TdSTB(PD)	STROBE \downarrow to PORT DATA Stable (Mode 2)	230		210		180		[5]
27	TdSTB(PDr)	STROBE \downarrow to PORT DATA Float Delay (Mode 2)	200		180		160		[5] CL = 50 pF
28	TsPD(INT)	PORT DATA Match to INT \downarrow Delay (Mode 3)	540		490		430		
29	TdSTB(INT)	STROBE \downarrow to INT \downarrow Delay	490		440		350		

NOTES:

- [1] TcC = TwCh + TwCl + TrC + TfC.
 [2] Increase TdRI(DO) by 10 ns for each 50 pF increase in load up to 200 pF max.
 [3] Increase TdIO(DOI) by 10 ns for each 50 pF increase in loading up to 200 pF max.
 [4] For Mode 2: TwSTB > TsPD(STB).
 [5] Increase these values by 2 ns for each 10 pF increase in loading up to 100 pF max.

[6] TsCS(RI) may be reduced. However, the time subtracted from TsCS(RI) will be added to TsRI(DO).

[7] 2.5 TcC > (N-2)TdEI(IEOf) + TdMI(IEO) + TsEI(IEO) + TTL Buffer Delay, if any.

[8] MI must be active for a minimum of two clock cycles to reset the PIO.

[9] Z80B PIO numbers are preliminary and subject to change.

Absolute Maximum Ratings

Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V
 Operating Ambient Temperature As Specified in Ordering Information
 Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Test Conditions

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C, +4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.

All ac parameters assume a load capacitance of 100 pF max. Timing references between two output signals assume a load difference of 50 pF max.



DC Characteristics

Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	+5.5	V	
V _{IL}	Input Low Voltage	-0.3	+0.8	V	
V _{IH}	Input High Voltage	+2.0	+5.5	V	
V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	+2.4		V	I _{OH} = -250 μA
I _{LI}	Input Leakage Current	-10.0	+10.0	μA	0 < V _{IN} < V _{CC}
I _Z	3-State Output/Data Bus Input Leakage Current	-10.0	+10.0	μA	0 < V _{IN} < V _{CC}
I _{CC}	Power Supply Current		100.0	mA	V _{OH} = 1.5V
I _{OHD}	Darlington Drive Current	-1.5	3.8	mA	R _{EXT} = 390 Ω

Over specified temperature and voltage range.

Capacitance

Symbol	Parameter	Min	Max	Unit	Test Condition
C	Clock Capacitance		10	pF	Unmeasured pins returned to ground
C _{IN}	Input Capacitance		5	pF	
C _{OUT}	Output Capacitance		10	pF	

Over specified temperature range; f = 1MHz

Z8430 Z80[®] CTC Counter/ Timer Circuit



Product Specification

June 1982

Features

- Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.
- Three channels have Zero Count/Timeout outputs capable of driving Darlington transistors.
- Selectable positive or negative trigger initiates timer operation.
- Standard Z-80 Family daisy-chain interrupt structure provides fully vectored, prioritized interrupts without external logic. The CTC may also be used as an interrupt controller.
- Interfaces directly to the Z-80 CPU or—for baud rate generation—to the Z-80 SIO.

General Description

The Z-80 CTC four-channel counter/timer can be programmed by system software for a broad range of counting and timing applications. The four independently programmable channels of the Z-80 CTC satisfy common microcomputer system requirements for event counting, interrupt and interval timing, and general clock rate generation.

System design is simplified because the CTC connects directly to both the Z-80 CPU and the Z-80 SIO with no additional logic. In larger systems, address decoders and buffers may be required.

Programming the CTC is straightforward:

each channel is programmed with two bytes; a third is necessary when interrupts are enabled. Once started, the CTC counts down, reloads its time constant automatically, and resumes counting. Software timing loops are completely eliminated. Interrupt processing is simplified because only one vector need be specified; the CTC internally generates a unique vector for each channel.

The Z-80 CTC requires a single +5 V power supply and the standard Z-80 single-phase system clock. It is fabricated with n-channel silicon-gate depletion-load technology, and packaged in a 28-pin plastic or ceramic DIP.




Figure 1. Pin Functions




Figure 2. Pin Assignments

Z80 CTC

Functional Description

The Z-80 CTC has four independent counter/timer channels. Each channel is individually programmed with two words: a control word and a time-constant word. The control word selects the operating mode (counter or timer), enables or disables the channel interrupt, and selects certain other operating parameters. If the timing mode is selected, the control word also sets a prescaler, which divides the system clock by either 16 or 256. The time-constant word is a value from 1 to 256.

During operation, the individual counter channel counts down from the preset time constant value. In counter mode operation the counter decrements on each of the CLK/TRG input pulses until zero count is reached. Each decrement is synchronized by the system clock. For counts greater than 256, more than one counter can be cascaded. At zero count, the down-counter is automatically reset with the time constant value.

The timer mode determines time intervals as small as 4 μ s (Z-80A) or 6.4 μ s (Z-80) without additional logic or software timing loops. Time intervals are generated by dividing the system clock with a prescaler that decrements

a preset down-counter.

Thus, the time interval is an integral multiple of the clock period, the prescaler value (16 or 256) and the time constant that is present in the down-counter. A timer is triggered automatically when its time constant value is programmed, or by an external CLK/TRG input.

Three channels have two outputs that occur at zero count. The first output is a zero-count/timeout pulse at the ZC/TO output. The fourth channel (Channel 3) does not have a ZC/TO output; interrupt request is the only output available from Channel 3.

The second output is Interrupt Request (INT), which occurs if the channel has its interrupt enabled during programming. When the Z-80 CPU acknowledges Interrupt Request, the Z-80 CTC places an interrupt vector on the data bus.

The four channels of the Z-80 CTC are fully prioritized and fit into four contiguous slots in a standard Z-80 daisy-chain interrupt structure. Channel 0 is the highest priority and Channel 3 the lowest. Interrupts can be individually enabled (or disabled) for each of the four channels.

Architecture

The CTC has four major elements, as shown in Figure 3.

- CPU bus I/O
- Channel control logic
- Interrupt logic
- Counter/timer circuits

CPU Bus I/O. The CPU bus I/O circuit decodes the address inputs, and interfaces the CPU data and control signals to the CTC for distribution on the internal bus.

Internal Control Logic. The CTC internal control logic controls overall chip operating functions such as the chip enable, reset, and read/write logic.

Interrupt Logic. The interrupt control logic ensures that the CTC interrupts interface properly with the Z-80 CPU interrupt system. The logic controls the interrupt priority of the CTC as a function of the IEI signal. If IEI is High, the CTC has priority. During interrupt




Figure 3. Functional Block Diagram

Architecture
 (Continued)

processing, the interrupt logic holds IEO Low, which inhibits the interrupt operation on lower priority devices. If the IEI input goes Low, priority is relinquished and the interrupt logic drives IEO Low.

If a channel is programmed to request an interrupt, the interrupt logic drives IEO Low at the zero count, and generates an INT signal to the Z-80 CPU. When the Z-80 CPU responds with interrupt acknowledge (MI and IORQ), then the interrupt logic arbitrates the CTC internal priorities, and the interrupt control logic places a unique interrupt vector on the data bus.

If an interrupt is pending, the interrupt logic holds IEO Low. When the Z-80 CPU issues a Return From Interrupt (RETI) instruction, each peripheral device decodes the first byte (ED₁₆). If the device has a pending interrupt, it raises IEO (High) for one MI cycle. This ensures that all lower priority devices can decode the entire RETI instruction and reset properly.




Figure 4. Counter/Timer Block Diagram

Counter/Timer Circuits. The CTC has four independent counter/timer circuits, each containing the logic shown in Figure 4.

Channel Control Logic. The channel control logic receives the 8-bit channel control word when the counter/timer channel is programmed. The channel control logic decodes

the control word and sets the following operating conditions:

- Interrupt enable (or disable)
- Operating mode (timer or counter)
- Timer mode prescaler factor (16 or 256)
- Active slope for CLK/TRG input
- Timer mode trigger (automatic or CLK/TRG input)
- Time constant data word to follow
- Software reset

Time Constant Register. When the counter/timer channel is programmed, the time constant register receives and stores an 8-bit time constant value, which can be anywhere from 1 to 256 ($0 = 256$). This constant is automatically loaded into the down-counter when the counter/timer channel is initialized, and subsequently after each zero count.

Prescaler. The prescaler, which is used only in timer mode, divides the system clock frequency by a factor of either 16 or 256. The prescaler output clocks the down-counter during timer operation. The effect of the prescaler on the down-counter is a multiplication of the system clock period by 16 or 256. The prescaler factor is programmed by bit 5 of the channel control word.

Down-Counter. Prior to each count cycle, the down-counter is loaded with the time constant register contents. The counter is then decremented one of two ways, depending on operating mode:

- By the prescaler output (timer mode)
- By the trigger pulses into the CLK/TRG input (counter mode)

Without disturbing the down-count, the Z-80 CPU can read the count remaining at any time by performing an I/O read operation at the port address assigned to the CTC channel. When the down-counter reaches the zero count, the ZC/T0 output generates a positive-going pulse. When the interrupt is enabled, zero count also triggers an interrupt request signal (INT) from the interrupt logic.

Programming Each Z-80 CTC channel must be programmed prior to operation. Programming consists of writing two words to the I/O port that corresponds to the desired channel. The first word is a control word that selects the operating mode and other parameters; the second word is a time constant, which is a binary data word with a value from 1 to 256. A time constant word must be preceded by a channel control word.

After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a channel during the count operation, the count continues to zero before the new time constant is loaded into the counter.

If the interrupt on any Z-80 CTC channel is enabled, the programming procedure should also include an interrupt vector. Only one vector is required for all four channels, because the interrupt logic automatically modifies the vector for the channel requesting service.

A control word is identified by a 1 in bit 0. A 1 in bit 2 indicates a time constant word is to follow. Interrupt vectors are always addressed to Channel 0, and identified by a 0 in bit 0.

Addressing. During programming, channels are addressed with the channel select pins CS₁ and CS₂. A 2-bit binary code selects the appropriate channel as shown in the following table.

Channel	CS ₁	CS ₀
0	0	0
1	0	1
2	1	0
3	1	1

Reset. The CTC has both hardware and software resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control registers. In addition, the ZC/T0 and Interrupt outputs go inactive, IEO reflects IEI, and

D₀-D₇ go to the high-impedance state. All channels must be completely reprogrammed after a hardware reset.

The software reset is controlled by bit 1 in the channel control word. When a channel receives a software reset, it stops counting. When a software reset is used, the other bits in the control word also change the contents of the channel control register. After a software reset a new time constant word must be written to the same channel.

If the channel control word has both bits D₁ and D₂ set to 1, the addressed channel stops operating, pending a new time constant word. The channel is ready to resume after the new constant is programmed. In timer mode, if D₃ = 0, operation is triggered automatically when the time constant word is loaded.

Channel Control Word Programming. The channel control word is shown in Figure 5. It sets the modes and parameters described below.

Interrupt Enable. D₇ enables the interrupt, so that an interrupt output (INT) is generated at zero count. Interrupts may be programmed in either mode and may be enabled or disabled at any time.

Operating Mode. D₆ selects either timer or counter mode.

Prescaler Factor. (Timer Mode Only). D₅ selects factor—either 16 or 256.

Trigger Slope. D₄ selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a control word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.




Figure 5. Channel Control Word

Programming Trigger Mode (Timer Mode Only). D₃ selects the trigger mode for timer operation. When D₃ is reset to 0, the timer is triggered automatically.

(Continued)

The time constant word is programmed during an I/O write operation, which takes one machine cycle. At the end of the write operation there is a setup delay of one clock period. The timer starts automatically (decrements) on the rising edge of the second clock pulse (T₂) of the machine cycle following the write operation. Once started, the timer runs continuously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a reset.

When D₃ is set to 1, the timer is triggered externally through the CLK/TRG input. The time constant word is programmed during an I/O write operation, which takes one machine cycle. The timer is ready for operation on the rising edge of the second clock pulse (T₂) of the following machine cycle. Note that the first timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock period. Consequently, for immediate triggering, the CLK/TRG input must precede T₂ by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle (T₃).

Once started the timer operates continuously, without interruption or delay, until stopped by a reset.

Time Constant to Follow. A 1 in D₂ indicates that the next word addressed to the selected channel is a time constant data word for the time constant register. The time constant word may be written at any time.

A 0 in D₂ indicates no time constant word is to follow. This is ordinarily used when the channel is already in operation and the new channel control word is an update. A channel will not operate without a time constant value. The only way to write a time constant value is to write a control word with D₂ set.




Figure 6. Time Constant Word

Software Reset. Setting D₁ to 1 causes a software reset, which is described in the Reset section.

Control Word. Setting D₀ to 1 identifies the word as a control word.

Time Constant Programming. Before a channel can start counting it must receive a time constant word from the CPU. During programming or reprogramming, a channel control word in which bit 2 is set must precede the time constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figure 6). Note that 00₁₆ is interpreted as 256.

In timer mode, the time interval is controlled by three factors:

- The system clock period (ϕ)
- The prescaler factor (P), which multiplies the interval by either 16 or 256
- The time constant (T), which is programmed into the time constant register

Consequently, the time interval is the product of $\phi \times P \times T$. The minimum timer resolution is $16 \times \phi$ (4 μ s with a 4 MHz clock). The maximum timer interval is $256 \times \phi \times 256$ (16.4 ms with a 4 MHz clock). For longer intervals timers may be cascaded.

Interrupt Vector Programming. If the Z-80 CTC has one or more interrupts enabled, it can supply interrupt vectors to the Z-80 CPU. To do so, the Z-80 CTC must be pre-programmed with the most-significant five bits of the interrupt vector. Programming consists of writing a vector word to the I/O port corresponding to the Z-80 CTC Channel 0. Note that D₀ of the vector word is always zero, to distinguish the vector from a channel control word. D₁ and D₂ are not used in programming the vector word. These bits are supplied by the interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the highest priority.




Figure 7. Interrupt Vector Word

Timing

Read Cycle Timing. Figure 9 shows read cycle timing. This cycle reads the contents of a down-counter without disturbing the count. During clock cycle T_2 , the Z-80 CPU initiates a read cycle by driving the following inputs Low: \overline{RD} , \overline{IORQ} , and \overline{CE} . A 2-bit binary code at inputs CS_1 and CS_0 selects the channel to be read. \overline{MI} must be High to distinguish this cycle from an interrupt acknowledge. No additional wait states are allowed.




Figure 9. Read Cycle Timing

Write Cycle Timing. Figure 10 shows write cycle timing for loading control, time constant or vector words.

The CTC does not have a write signal input, so it generates one internally when the read (\overline{RD}) input is High during T_1 . During T_2 \overline{IORQ} and \overline{CE} inputs are Low. \overline{MI} must be High to distinguish a write cycle from an interrupt acknowledge. A 2-bit binary code at inputs CS_1 and CS_0 selects the channel to be addressed, and the word being written is placed on the Z-80 data bus. The data word is




Figure 10. Write Cycle Timing

latched into the appropriate register with the rising edge of clock cycle T_3 .




Figure 11. Timer Mode Timing

Timer Operation. In the timer mode, a CLK/TRG pulse input starts the timer (Figure 11) on the second succeeding rising edge of CLK. The trigger pulse is asynchronous, and it must have a minimum width. A minimum lead time (210 ns) is required between the active edge of the CLK/TRG and the next rising edge of CLK to enable the prescaler on the following clock edge. If the CLK/TRG edge occurs closer than this, the initiation of the timer function is delayed one clock cycle. This corresponds to the startup timing discussed in the programming section. The timer can also be started automatically if so programmed by the channel control word.




Figure 12. Counter Mode Timing

Counter Operation. In the counter mode, the CLK/TRG pulse input decrements the down-counter. The trigger is asynchronous, but the count is synchronized with CLK. For the decrement to occur on the next rising edge of CLK, the trigger edge must precede CLK by a minimum lead time as shown in Figure 12. If the lead time is less than specified, the count is delayed by one clock cycle. The trigger pulse must have a minimum width, and the trigger period must be at least twice the clock period.

The ZC/TO output occurs immediately after zero count, and follows the rising CLK edge.

Interrupt Operation

The Z-80 CTC follows the Z-80 system interrupt protocol for nested priority interrupts and return from interrupt, wherein the interrupt priority of a peripheral is determined by its location in a daisy chain. Two lines—IEI and IEO—in the CTC connect it to the system daisy chain. The device closest to the +5 V supply has the highest priority (Figure 13). For additional information on the Z-80 interrupt structure, refer to the *Z-80 CPU Product Specification* and the *Z-80 CPU Technical Manual*.




Figure 13. Daisy-Chain Interrupt Priorities

Within the Z-80 CTC, interrupt priority is predetermined by channel number: Channel 0 has the highest priority, and Channel 3 the lowest. If a device or channel is being serviced with an interrupt routine, it cannot be interrupted by a device or channel with lower priority until service is complete. Higher priority devices or channels may interrupt the servicing of lower priority devices or channels.

A Z-80 CTC channel may be programmed to request an interrupt every time its down-counter reaches zero. Note that the CPU must be programmed for interrupt mode 2. Some time after the interrupt request, the CPU sends an interrupt acknowledge. The CTC interrupt control logic determines the highest priority channel that is requesting an interrupt. Then, if the CTC IEI input is High (indicating that it has priority within the system daisy chain) it places an 8-bit interrupt vector on the system data bus. The high-order five bits of this vector

forming process; the next two bits are provided by the CTC interrupt control logic as a binary code that identifies the highest priority channel requesting an interrupt; the low-order bit is always zero.

Interrupt Acknowledge Timing. Figure 14 shows interrupt acknowledge timing. After an interrupt request, the Z-80 CPU sends an interrupt acknowledge (MI and IORQ). All channels are inhibited from changing their interrupt request status when MI is active—about two clock cycles earlier than IORQ. RD is High to distinguish this cycle from an instruction fetch.

The CTC interrupt logic determines the highest priority channel requesting an interrupt. If the CTC interrupt enable input (IEI) is High, the highest priority interrupting channel within the CTC places its interrupt vector on the data bus when IORQ goes Low. Two wait states (T_{WA}) are automatically inserted at this time to allow the daisy chain to stabilize. Additional wait states may be added.

Return from Interrupt Timing. At the end of an interrupt service routine the RETI (Return From Interrupt) instruction initializes the daisy chain enable lines for proper control of nested priority interrupt handling. The CTC decodes the 2-byte RETI code internally and determines whether it is intended for a channel being serviced. Figure 15 shows RETI timing.

If several Z-80 peripherals are in the daisy chain, IEI settles active (High) on the chip currently being serviced when the opcode ED_{16} is decoded. If the following opcode is $4D_{16}$, the peripheral being serviced is released and its IEO becomes active. Additional wait states are allowed.




Figure 14. Interrupt Acknowledge Timing




Figure 15. Return From Interrupt Timing

Absolute Maximum Ratings

Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V
 Operating Ambient Temperature As Specified in Ordering Information
 Storage Temperature -65°C to +150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C, +4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C, +4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.



330 CTG

DC Characteristics


Symbol	Parameter	Min	Max	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	V _{CC} +0.3	V	
V _{IL}	Input Low Voltage	-0.3	+0.8	V	
V _{IH}	Input High Voltage	+2.0	V _{CC}	V	
V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2 mA
V _{OH}	Output High Voltage	+2.4		V	I _{OH} = 250 μA
I _{CC}	Power Supply Current		+120	mA	
I _{LI}	Input Leakage Current		+10	μA	V _{IN} = 0 to V _{CC}
I _{LOH}	3-State Output Leakage Current in Float		+10	μA	V _{OUT} = 2.4 to V _{CC}
I _{LOL}	3-State Output Leakage Current in Float		-10	μA	V _{OUT} = 0.4 V
I _{OHD}	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5 V R _{EXT} = 390Ω

Capacitance

Symbol	Parameter	Max	Unit	Condition
CLK	Clock Capacitance	20	pF	Unmeasured pins returned to ground
C _{IN}	Input Capacitance	5	pF	
C _{OUT}	Output Capacitance	10	pF	

T_A = 25°C, f = 1 MHz

**AC
Character-
istics**



Number	Symbol	Parameter	Z-80 CTC		Z-80A CTC		Z-80B CTC		Notes ^a
			Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
1	TcC	Clock Cycle Time	400	[1]	250	[1]	165	[1]	
2	TwCH	Clock Width (High)	170	2000	105	2000	65	2000	
3	TwCl	Clock Width (Low)	170	2000	105	2000	65	2000	
4	TIC	Clock Fall Time		30		30		20	
5	TrC	Clock Rise Time		30		30		20	
6	Th	All Hold Times		0		0		0	
7	TsCS(C)	CS to Clock ↑ Setup Time		250		160		100	
8	TsCE(C)	\overline{CE} to Clock ↑ Setup Time		200		150		100	
9	TsIO(C)	\overline{IORQ} ↓ to Clock ↑ Setup Time		250		115		70	
10	TsRD(C)	\overline{RD} ↓ to Clock ↑ Setup Time		240		115		70	
11	TdC(DO)	Clock ↑ to Data Out Delay		240		200		130	[2]
12	TdC(DOz)	Clock ↑ to Data Out Float Delay		230		110		90	
13	TdI(C)	Data In to Clock ↑ Setup Time		60		50		40	
14	TaM1(C)	\overline{MI} ↓ to Clock ↑ Setup Time		210		90		70	
15	TdM1(IEO)	\overline{MI} ↓ to IEO ↓ Delay (Interrupt immediately preceding \overline{MI})		300		190		130	[3]
16	TdIO(DOI)	\overline{IORQ} ↓ to Data Out Delay (INTA Cycle)		340		160		110	[2]
17	TdIEI(IEOf)	IEI ↓ to IEO ↓ Delay		190		130		100	[3]
18	TdIEI(IEOr)	IEI ↓ to IEO ↓ Delay (After ED Decode)		220		160		110	[3]
19	TdC(INT)	Clock ↑ to INT ↓ Delay		(TcC + 200)		(TcC + 140)		TcC + 120	[4]
20	TdCLK(INT)	CLK/TRG ↑ to INT ↓							
		tsCTR(C) satisfied		(TcC + 230)		(TcC + 160)		TcC + 130	[5]
		tsCTR(C) not satisfied		(2TcC + 530)		(2TcC + 370)		2TcC + 280	[5]
21	TcCTR	CLK/TRG Cycle Time		(2TcC)		(2TcC)		2TcC	[5]
22	TrCTR	CLK/TRG Rise Time		50		50		40	
23	TICTR	CLK/TRG Fall Time		50		50		40	
24	TwCTRl	CLK/TRG Width (Low)		200		200		120	
25	TwCTRh	CLK/TRG Width (High)		200		200		120	
26	TsCTR(Cs)	CLK/TRG ↑ to Clock ↑ Setup Time for Immediate Count		300		210		150	[5]
27	TsCTR(Ct)	CLK/TRG ↑ to Clock ↑ Setup Time for enabling of Prescaler on following clock ↓		210		210		150	[4]
28	TdC(ZC/TOr)	Clock ↑ to ZC/TO ↓ Delay		260		190		140	
29	TdC(ZC/TOl)	Clock ↓ to ZC/TO ↓ Delay		190		190		140	

[A] $2.5 TcC > (n-2) TdIEI(IEOf) + TdM1(IEO) + TaIEI(IEO)$

= TTL buffer delay, if any.

[B] RESET must be active for a minimum of 3 clock cycles.

NOTES:

[1] $TcC = TwCh + TwCl + TrC + TIC$.

[2] Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines, and 100 pF for control lines.

[3] Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum.

[4] Timer mode.

[5] Counter mode.

[6] RESET must be active for a minimum of 3 clock cycles.

* All timings are preliminary and subject to change.

Z8440 Z80[®] SIO Serial Input/Output Controller



Product Specification

June 1982

Features

- Two independent full-duplex channels, with separate control and status lines for modems or other devices.
- Data rates of 0 to 500K bits/second in the x1 clock mode with a 2.5 MHz clock (Z-80 SIO), or 0 to 800K bits/second with a 4.0 MHz clock (Z-80A SIO).
- Asynchronous protocols: everything necessary for complete messages in 5, 6, 7 or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection.
- Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7 or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort generation/detection and flag insertion.
- Receiver data registers quadruply buffered, transmitter registers doubly buffered.
- Highly sophisticated and flexible daisy-chain interrupt vectoring for interrupts without external logic.

General Description

The Z-80 SIO Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications. The device supports all common asynchronous and synchronous protocols, byte-

bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers. Full interfacing is provided for CPU or DMA




Figure 1. Z-80 SIO/2 Pin Functions



Figure 2. Z-80 SIO/2 Pin Assignments

General Description
(Continued)

control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast (or slow) peripheral devices. While designed primarily as a member of the Z-80 family, its versatility makes it well suited to many other CPUs.

Pin Description

Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock (Rx \overline{C}), Transmit Clock (Tx \overline{C}), Data Terminal Ready (DTR) and Sync (SYNC) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks SYNC
- Z-80 SIO/1 lacks DTR
- Z-80 SIO/0 has all four signals, but Tx \overline{C} B and Rx \overline{C} B are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

B/ \overline{A} . Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A_0 from the CPU is often used for the selection function.

C/ \overline{D} . Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/ \overline{A} . A Low at C/ \overline{D} means that the information on the data bus is data. Address bit A_1 is often used for this function.

The Z-80 SIO is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and the standard Z-80 family single-phase clock.

CE. Chip Enable (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during write cycle or to transmit data to the CPU during a read cycle.

CLK. System Clock (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

CTS \overline{A} , CTS \overline{B} . Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.

D $_0$ -D $_7$. System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. D $_0$ is the least significant bit.

DCD \overline{A} , DCD \overline{B} . Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffer




Figure 3. Z-80 SIO/1 Pin Functions




Figure 4. Z-80 SIO/1 Pin Assignments

**In
escription**
Continued)

ing does not guarantee a specific noise-level margin.

DTR \bar{A} , DTR \bar{B} . *Data Terminal Ready* (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/1 bonding option, \overline{DTRB} is omitted.

IEI. *Interrupt Enable In* (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. *Interrupt Request* (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. *Input/Output Request* (input from CPU, active Low). IORQ is used in conjunction with B/ \bar{A} , C/D, \overline{CE} and RD to transfer commands and data between the CPU and the SIO. When \overline{CE} , RD and IORQ are all active, the channel selected by B/ \bar{A} transfers data to the CPU (a read operation). When \overline{CE} and IORQ are active but RD is inactive, the channel selected by B/ \bar{A} is written to by the CPU with either data or control information as specified by C/D. If IORQ and MI are active simultane-

ously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

MI. *Machine Cycle* (input from Z-80 CPU, active Low). When MI is active and RD is also active, the Z-80 CPU is fetching an instruction from memory; when MI is active while IORQ is active, the SIO accepts MI and IORQ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

RxCA, RxCB. *Receiver Clocks* (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/0 bonding option, \overline{RxCB} is bonded together with TxCB.

RD. *Read Cycle Status* (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress. RD is used with B/ \bar{A} , \overline{CE} and IORQ to transfer data from the SIO to the CPU.

RxDA, RxDB. *Receive Data* (inputs, active High). Serial data at TTL levels.

RESET. *Reset* (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be




Figure 5. Z-80 SIO/0 Pin Functions




Figure 6. Z-80 SIO/0 Pin Assignments

Pin Description
(Continued)

rewritten after the SIO is reset and before data is transmitted or received.

RTSA, RTSB. *Request To Send* (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. *Synchronization* (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to CTS and DCD. In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, $\overline{\text{SYNC}}$ must be driven Low on the second rising edge of $\overline{\text{RxC}}$ after that rising edge of $\overline{\text{RxC}}$ on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the $\overline{\text{SYNC}}$ input. Once $\overline{\text{SYNC}}$ is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of $\overline{\text{RxC}}$ that immediately precedes the falling edge of $\overline{\text{SYNC}}$ in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ($\overline{\text{RxC}}$) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option, $\overline{\text{SYNCB}}$ is omitted.

TxCA, TxCB. *Transmitter Clocks* (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option, $\overline{\text{TxCB}}$ is bonded together with $\overline{\text{RxCB}}$.

TxDA, TxDB. *Transmit Data* (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of $\overline{\text{TxC}}$.

W/RDYA, W/RDYB. *Wait/Ready A, Wait/Ready B* (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.




Figure 7. Block Diagram

Functional Description

The functional capabilities of the Z-80 SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data in a wide variety of data-communication protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other peripheral circuits, sharing the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors,

the SIO offers valuable features such as non-vectored interrupts, polling and simple handshake capability.

Figure 8 illustrates the conventional devices that the SIO replaces.

The first part of the following discussion covers SIO data-communication capabilities; the second part describes interactions between the CPU and the SIO.




Figure 8. Conventional Devices Replaced by the Z-80 SIO

Data Communication Capabilities

The SIO provides two independent full-duplex channels that can be programmed for use in any common asynchronous or synchronous data-communication protocol. Figure 9 illustrates some of these protocols. The following is a short description of them. A more detailed explanation of these modes can be found in the *Z-80 SIO Technical Manual*.

Asynchronous Modes. Transmission and reception can be done independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxD_A or RxD_B in Figure 5). If the Low does not persist—as in the case of a transient—the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occurred. Vectored

interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The SIO does not require symmetric transmit and receive clock signals—a feature that allows it to be used with a Z-80 CTC or many other clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the receive and transmit clock inputs.

In asynchronous modes, the SYNC pin may be programmed as an input that can be used for functions such as monitoring a ring indicator.

Synchronous Modes. The SIO supports both byte-oriented and bit-oriented synchronous communication.

Synchronous byte-oriented protocols can be handled in several modes that allow character synchronization with an 8-bit sync character (Monosync), any 16-bit sync pattern (Bisync), or with an external sync signal. Leading sync

**Data
Communication
Capabilities**
(Continued)

characters can be removed without interrupting the CPU.

Five-, six- or seven-bit sync characters are detected with 8- or 16-bit patterns in the SIO by overlapping the larger pattern across multiple in-coming sync characters, as shown in Figure 10.

CRC checking for synchronous byte-oriented modes is delayed by one character time so the CPU may disable CRC checking on specific characters. This permits implementation of protocols such as IBM Bisync.

Both CRC-16 ($X^{16} + X^2 + 1$) and CCITT ($X^{16} + X^{12} + X^5 + 1$) error checking polynomials are supported. In all non-SDLC modes, the CRC generator is initialized to 0's; in SDLC modes, it is initialized to 1's. The SIO can be used for interfacing to peripherals such as hard-sectored floppy disk, but it cannot generate or check CRC for IBM-compatible soft-sectored disks. The SIO also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows very high-speed transmissions under DMA control with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 8- or 16-bit sync characters regardless of the programmed character length.

The SIO supports synchronous bit-oriented protocols such as SDLC and HDLC by performing automatic flag sending, zero insertion and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message the SIO automatically transmits the CRC and trailing flag when the transmit buffer becomes empty. If a transmit

underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort may be issued. One to eight bits per character can be sent, which allows reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically synchronizes on the leading flag of a frame in SDLC or HDLC, and provides a synchronization signal on the SYNC pin; an interrupt can also be programmed. The receiver can be programmed to search for frames addressed by a single byte to only a specified user-selected address or to a global broadcast address. In this mode, frames that do not match either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For transmitting data, an interrupt on the first received character or on every character can be selected. The receiver automatically deletes all zeroes inserted by the transmitter during character assembly. It also calculates and automatically checks the CRC to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers.

The SIO can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SIO can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SIO then issues an end-of-frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received.




Figure 9. Some Z-80 SIO Protocols




Figure 10.

I/O Interface Capabilities The SIO offers the choice of polling, interrupt (vectored or non-vectored) and block-transfer modes to transfer data, status and control information to and from the CPU. The block-transfer mode can also be implemented under DMA control.

Polling. Two status registers are updated at appropriate times for each function being performed (for example, CRC error-status valid at the end of a message). When the CPU is operated in a polling fashion, one of the SIO's two status registers is used to indicate whether the SIO has some data or needs some data. Depending on the contents of this register, the CPU will either write data, read data, or just go on. Two bits in the register indicate that a data transfer is needed. In addition, error and other conditions are indicated. The second status register (special receive conditions) does not have to be read in a polling sequence, until a character has been received. All interrupt modes are disabled when operating the device in a polled environment.

Interrupts. The SIO has an elaborate interrupt scheme to provide fast interrupt service in real-time applications. A control register and a status register in Channel B contain the interrupt vector. When programmed to do so, the SIO can modify three bits of the interrupt vector in the status register so that it points directly to one of eight interrupt service routines in memory, thereby servicing conditions in both channels and eliminating most of the needs for a status-analysis routine.

Transmit interrupts, receive interrupts and external/status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control, with Channel A having a higher priority than Channel B, and with receive, transmit and external/status interrupts prioritized in that order within each channel. When the transmit interrupt is enabled, the

CPU is interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) The receiver can interrupt the CPU in one of two ways:

- Interrupt on first received character
- Interrupt on all received characters

Interrupt-on-first-received-character is typically used with the block-transfer mode. Interrupt-on-all-received-characters has the option of modifying the interrupt vector in the event of a parity error. Both of these interrupt modes will also interrupt under special receive conditions on a character or message basis (end-of-frame interrupt in SDLC, for example). This means that the special-receive condition can cause an interrupt only if the interrupt-on-first-received-character or interrupt-on-all-received-characters mode is selected. In interrupt-on-first-received-character, an interrupt can occur from special-receive conditions (except parity error) after the first-received-character interrupt (example: receive-overflow interrupt).

The main function of the external/status interrupt is to monitor the signal transitions of the Clear To Send (CTS), Data Carrier Detect (DCD) and Synchronization (SYNC) pins (Figures 1 through 6). In addition, an external/status interrupt is also caused by a CRC-sending condition or by the detection of a break sequence (asynchronous mode) or abort sequence (SDLC mode) in the data stream. The interrupt caused by the break/abort sequence allows the SIO to interrupt when the break/abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the break/abort condition in external logic.

I/O Interface Capabilities
(Continued)

In a Z-80 CPU environment (Figure 11), SIO interrupt vectoring is "automatic": the SIO passes its internally-modifiable 8-bit interrupt vector to the CPU, which adds an additional 8 bits from its interrupt-vector (I) register to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself. The process entails an indirect transfer of CPU control to the interrupt routine, so that the next instruction executed after an interrupt acknowledge by the CPU is the first instruction of the interrupt routine itself.

CPU/DMA Block Transfer. The SIO's block-transfer mode accommodates both CPU block transfers and DMA controllers (Z-80 DMA or other designs). The block-transfer mode uses the Wait/Ready output signal, which is selected with three bits in an internal control register. The Wait/Ready output signal can be programmed as a WAIT line in the CPU block-transfer mode or as a READY line in the DMA block-transfer mode.

To a DMA controller, the SIO READY output indicates that the SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.




Figure 11. Typical Z-80 Environment

Internal Structure

The internal structure of the device includes a Z-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains its own set of control and status (write and read) registers, and control and status logic that provides the interface to modems or other external devices.

The registers for each channel are designated as follows:

- WR0-WR7 — Write Registers 0 through 7
- RR0-RR2 — Read Registers 0 through 2

The register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through another 8-bit register (Read Register 2) in Channel B. The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 lists the functions assigned to each read or write register.

Read Register Functions

- RR0 Transmit/Receive buffer status, interrupt status and external status
- RR1 Special Receive Condition status
- RR2 Modified interrupt vector (Channel B only)

Write Register Functions

- WR0 Register pointers, CRC initialize, initialization commands for the various modes, etc.
- WR1 Transmit/Receive interrupt and data transfer mode definition.
- WR2 Interrupt vector (Channel B only)
- WR3 Receive parameters and control
- WR4 Transmit/Receive miscellaneous parameters and modes
- WR5 Transmit parameters and controls
- WR6 Sync character or SDLC address field
- WR7 Sync character or SDLC flag

Internal Structure
(Continued)

The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs, Clear To Send (CTS) and Data Carrier Detect (DCD), are monitored by the external control and status logic under program control. All external control-and-status-logic signals are general-purpose in nature and can be used for functions other than modem control.

Data Path. The transmit and receive data path illustrated for Channel A in Figure 12 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the

CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode and—in asynchronous modes—the character length.

The transmitter has an 8-bit transmit data buffer register that is loaded from the internal data bus, and a 20-bit transmit shift register that can be loaded from the sync-character buffers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).




Figure 12. Transmit and Receive Data Path (Channel A)

Programming

The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.

Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input (B/ \bar{A}) and the control/data input (C/D) are the command-structure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.

Read Registers. The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Write Registers. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits (D₀-D₂) that point to the selected register; the second byte is the actual control word that is written into the register to configure the SIO.

WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits D₀-D₂ to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.




Figure 13. Read Register Bit Functions

Programming
Continued)

WRITE REGISTER 0




- 0 0 REGISTER 0
- 0 0 1 REGISTER 1
- 0 1 0 REGISTER 2
- 0 1 1 REGISTER 3
- 1 0 0 REGISTER 4
- 1 0 1 REGISTER 5
- 1 1 0 REGISTER 6
- 1 1 1 REGISTER 7

- 0 0 NULL CODE
- 0 1 SEND ABORT (SDLC)
- 0 1 0 RESET EXT/STATUS INTERRUPTS
- 0 1 1 CHANNEL RESET
- 1 0 0 ENABLE INT ON NEXT R_n CHARACTER
- 1 0 1 RESET T_n INT PENDING
- 1 1 0 ERROR RESET
- 1 1 1 RETURN FROM INT (CH-A ONLY)

- 0 0 NULL CODE
- 0 1 RESET R_n CRC CHECKER
- 1 0 RESET T_n CRC GENERATOR
- 1 1 RESET T_n UNDERRUN/EM LATCH

WRITE REGISTER 4




- 0 0 0 0 0 0 0 0 PARITY ENABLE
- 0 0 0 0 0 0 0 1 PARITY EVEN/ODD
- 0 0 0 0 0 0 1 0 SYNC MODES ENABLE
- 0 0 0 0 0 0 1 1 STOP BIT CHARACTER
- 0 0 0 0 0 1 0 1/2 STOP BIT CHARACTER
- 0 0 0 0 0 1 1 2 STOP BIT CHARACTER

- 0 0 0 0 0 0 0 0 8 BIT SYNC CHARACTER
- 0 0 0 0 0 0 0 1 16 BIT SYNC CHARACTER
- 0 0 0 0 0 0 0 1 0 SDLC MODE (91111110 FLAG)
- 0 0 0 0 0 0 0 1 1 EXTERNAL SYNC MODE

- 0 0 0 0 0 0 0 0 X1 CLOCK MODE
- 0 0 0 0 0 0 0 1 X16 CLOCK MODE
- 0 0 0 0 0 0 0 1 0 X32 CLOCK MODE
- 0 0 0 0 0 0 0 1 1 X64 CLOCK MODE

WRITE REGISTER 1




- 0 0 0 0 0 0 0 0 EXT INT ENABLE
 - 0 0 0 0 0 0 0 1 T_n INT ENABLE
 - 0 0 0 0 0 0 0 1 STATUS AFFECTS VECTOR (CH-B ONLY)

 - 0 0 0 R_n INT DISABLE
 - 0 1 R_n INT ON FIRST CHARACTER
 - 1 0 INT ON ALL R_n CHARACTERS (PARITY AFFECTS VECTOR)
 - 1 1 INT ON ALL R_n CHARACTERS (PARITY DOES NOT AFFECT VECTOR)

 - 0 0 0 0 0 0 0 0 WAIT/READY ON BIT
 - 0 0 0 0 0 0 0 1 WAIT/READY FUNCTION
 - 0 0 0 0 0 0 1 0 WAIT/READY ENABLE
- *0: On Special Condition


WRITE REGISTER 5



- 0 0 0 0 0 0 0 0 T_n CRC ENABLE
 - 0 0 0 0 0 0 0 1 RTS
 - 0 0 0 0 0 0 0 1 SDLC/CH-B
 - 0 0 0 0 0 0 0 1 T_n ENABLE
 - 0 0 0 0 0 0 0 1 SEND BREAK


 - 0 0 0 T_n 5 BITS OR LESS CHARACTER
 - 0 1 T_n 7 BITS CHARACTER
 - 1 0 0 T_n 8 BITS CHARACTER
 - 1 1 T_n 9 BITS CHARACTER
- DTR

WRITE REGISTER 2 (CHANNEL-B ONLY)



- 0 0 0 0 0 0 0 0 V₀
 - 0 0 0 0 0 0 0 1 V₁
 - 0 0 0 0 0 0 1 0 V₂
 - 0 0 0 0 0 0 1 1 V₃
 - 0 0 0 0 0 1 0 0 V₄
 - 0 0 0 0 0 1 0 1 V₅
 - 0 0 0 0 0 1 1 0 V₆
 - 0 0 0 0 0 1 1 1 V₇
- INTERRUPT VECTOR


WRITE REGISTER 6



- 0 0 0 0 0 0 0 0 SYNC BIT 0
- 0 0 0 0 0 0 0 1 SYNC BIT 1
- 0 0 0 0 0 0 1 0 SYNC BIT 2
- 0 0 0 0 0 0 1 1 SYNC BIT 3
- 0 0 0 0 0 1 0 0 SYNC BIT 4
- 0 0 0 0 0 1 0 1 SYNC BIT 5
- 0 0 0 0 0 1 1 0 SYNC BIT 6
- 0 0 0 0 0 1 1 1 SYNC BIT 7

*Also SDLC Address Field


WRITE REGISTER 3



- 0 0 0 0 0 0 0 0 R_n ENABLE
- 0 0 0 0 0 0 0 1 SYNC CHARACTER LOAD INHIBIT
- 0 0 0 0 0 0 0 1 ADDRESS SEARCH MODE (SDLC)
- 0 0 0 0 0 0 0 1 R_n CRC ENABLE
- 0 0 0 0 0 0 0 1 ENTER HUNT PHASE
- 0 0 0 0 0 0 0 1 AUTO ENABLES

- 0 0 R_n 5 BITS CHARACTER
- 0 1 R_n 7 BITS CHARACTER
- 1 0 R_n 8 BITS CHARACTER
- 1 1 R_n 9 BITS CHARACTER

WRITE REGISTER 7



- 0 0 0 0 0 0 0 0 SYNC BIT 8
- 0 0 0 0 0 0 0 1 SYNC BIT 9
- 0 0 0 0 0 0 1 0 SYNC BIT 10
- 0 0 0 0 0 0 1 1 SYNC BIT 11
- 0 0 0 0 0 1 0 0 SYNC BIT 12
- 0 0 0 0 0 1 0 1 SYNC BIT 13
- 0 0 0 0 0 1 1 0 SYNC BIT 14
- 0 0 0 0 0 1 1 1 SYNC BIT 15

*For SDLC it must be programmed to 01111110. For Flag Recognition

Figure 14. Write Register Bit Functions

Timing

The SIO must have the same clock as the CPU (same phase and frequency relationship, not necessarily the same driver).

Read Cycle. The timing signals generated by a Z-80 CPU input instruction to read a data or status byte from the SIO are illustrated in Figure 15.

Write Cycle. Figure 16 illustrates the timing and data signals generated by a Z-80 CPU output instruction to write a data or control byte into the SIO.

Interrupt-Acknowledge Cycle. After receiving an interrupt-request signal from an SIO (INT pulled Low), the Z-80 CPU sends an interrupt-acknowledge sequence (MI Low, and IORQ Low a few cycles later) as in Figure 17.

The SIO contains an internal daisy-chained interrupt structure for prioritizing nested interrupts for the various functions of its two channels, and this structure can be used within an external user-defined daisy chain that prioritizes several peripheral circuits.

The IEI of the highest-priority device is terminated High. A device that has an interrupt pending or under service forces its IEO Low. For devices with no interrupt pending or under service, IEO = IEI.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while MI is Low. When IORQ is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its

internal interrupt-under-service latch.

Return From Interrupt Cycle. Figure 18 illustrates the return from interrupt cycle. Normally, the Z-80 CPU issues a RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch in the SIO to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy-chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI High and an IEO Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt-acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to the *Z-80 CPU Product Specification*.




Figure 15. Read Cycle




Figure 16. Write Cycle




Figure 17. Interrupt Acknowledge Cycle




Figure 18. Return from Interrupt Cycle


Absolute Maximum Ratings
 Voltages on all inputs and outputs with respect to GND -0.3 V to +7.0 V
 Operating Ambient Temperature As Specified in Ordering Information
 Storage Temperature -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions
 The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- S* = 0°C to +70°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- E* = -40°C to +85°C,
+4.75 V ≤ V_{CC} ≤ +5.25 V
- M* = -55°C to +125°C,
+4.5 V ≤ V_{CC} ≤ +5.5 V

*See Ordering Information section for package temperature range and product number.




DC Characteristics	Symbol	Parameter	Min	Max	Unit	Test Condition
	V _{ILC}	Clock Input Low Voltage	-0.3	+0.45	V	
	V _{IHC}	Clock Input High Voltage	V _{CC} -0.6	+5.5	V	
	V _{IL}	Input Low Voltage	-0.3	+0.8	V	
	V _{IH}	Input High Voltage	+2.0	+5.5	V	
	V _{OL}	Output Low Voltage		+0.4	V	I _{OL} = 2.0 mA
	V _{OH}	Output High Voltage	+2.4		V	I _{OH} = -250 μA
	I _{LI}	Input Leakage Current	-10	+10	μA	0 < V _{IN} < V _{CC}
	I _Z	3-State Output/Data Bus Input Leakage Current	-10	+10	μA	0 < V _{IN} < V _{CC}
	I _{LSY}	SYN _C Pin Leakage Current	-40	+10	μA	0 < V _{IN} < V _{CC}
	I _{CC}	Power Supply Current		100	mA	

Over specified temperature and voltage range.

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	C _I	Clock Capacitance	40		pF	Unmeasured
	C _{IN}	Input Capacitance	5		pF	pins returned
	C _{OUT}	Output Capacitance	10		pF	to ground

Over specified temperature range; f = 1MHz


**AC
Electrical
Characteristics**



Number	Symbol	Parameter	Z-80 SIO		Z-80A SIO		Z-80B SIO†	
			Min	Max	Min	Max	Min	Max
1	T _c	Clock Cycle Time	400	4000	250	4000	165	4000
2	T _{wCh}	Clock Width (High)	170	2000	105	2000	70	2000
3	T _{fC}	Clock Fall Time		30		30		15
4	T _{rC}	Clock Rise Time		30		30		15
5	T _{wCl}	Clock Width (Low)	170	2000	105	2000	70	2000
6	T _{sAD(C)}	CE, C/D, B/A to Clock ↑ Setup Time	160		145		60	
7	T _{sCS(C)}	IORQ, RD to Clock ↑ Setup Time	240		115		60	
8	T _{dC(DO)}	Clock ↓ to Data Out Delay		240		220		150
9	T _{sDI(C)}	Data In to Clock ↓ Setup (Write or M1 Cycle)	50		50		30	
10	T _{dRD(DOz)}	RD ↓ to Data Out Float Delay		230		110		90
11	T _{dIO(DOI)}	IORQ ↓ to Data Out Delay (INTACK Cycle)		340		160		100
12	T _{sM1(C)}	M1 to Clock ↓ Setup Time	210		90		75	
13	T _{sIEI(IO)}	IEI to IORQ ↓ Setup Time (INTACK Cycle)	200		140		120	
14	T _{dM1(IEO)}	M1 ↓ to IEO ↓ Delay (interrupt before M1)		300		190		160
15	T _{dIEI(IEOz)}	IEI ↓ to IEO ↓ Delay (after ED decode)		150		100		70
16	T _{dIEI(IEO)}	IEI ↓ to IEO ↓ Delay		150		100		70
17	T _{dC(INT)}	Clock ↓ to INT ↓ Delay		200		200		150
18	T _{dIO(W/RWf)}	IORQ ↓ or CE ↓ to W/RDY ↓ (Delay Wait Mode)		300		210		175
19	T _{dC(W/Rr)}	Clock ↓ to W/RDY ↓ Delay (Ready Mode)		120		120		100
20	T _{dC(W/RWz)}	Clock ↓ to W/RDY Float Delay (Wait Mode)		150		130		110
21	Th	Any unspecified Hold when Setup is specified	0		0		0	

* Z-80 SIO timings are preliminary and subject to change.
† Units in nanoseconds (ns).

AC Electrical Characteristics
(Continued)




Number	Symbol	Parameter	Z-80 SIO		Z-80A SIO		Z-80B SIO ¹		Notes ²
			Min	Max	Min	Max	Min	Max	
1	TwPh	Pulse Width (High)	200		200		200		2
2	TwPl	Pulse Width (Low)	200		200		200		2
3	TcTxC	$\overline{\text{TxC}}$ Cycle Time	400	∞	400	∞	330	∞	2
4	TwTxCl	$\overline{\text{TxC}}$ Width (Low)	180	∞	180	∞	100	∞	2
5	TwTxCh	$\overline{\text{TxC}}$ Width (High)	180	∞	180	∞	100	∞	2
6	TdTxC(TxD)	$\overline{\text{TxC}}$ \uparrow to TxD Delay (x1 Mode)		400		300		220	2
7	TdTxC(W/RDY)	$\overline{\text{TxC}}$ \uparrow to $\overline{\text{W/RDY}}$ \downarrow Delay (Ready Mode)	5	9	5	9	5	9	3
8	TdTxC(INT)	$\overline{\text{TxC}}$ \uparrow to INT \downarrow Delay	5	9	5	9	5	9	3
9	TcRxC	$\overline{\text{RxC}}$ Cycle Time	400	∞	400	∞	330	∞	2
10	TwRxCl	$\overline{\text{RxC}}$ Width (Low)	180	∞	180	∞	100	∞	2
11	TwRxCh	$\overline{\text{RxC}}$ Width (High)	180	∞	180	∞	100	∞	2
12	TaRxD(RxC)	RxD to $\overline{\text{RxC}}$ \downarrow Setup Time (x1 Mode)	0		0		0		2
13	ThRxD(RxC)	$\overline{\text{RxC}}$ \uparrow to RxD Hold Time (x1 Mode)	140		140		100		2
14	TdRxC(W/RDY)	$\overline{\text{RxC}}$ \uparrow to $\overline{\text{W/RDY}}$ \downarrow Delay (Ready Mode)	10	13	10	13	10	13	3
15	TdRxC(INT)	$\overline{\text{RxC}}$ \uparrow to INT \downarrow Delay	10	13	10	13	10	13	3
16	TdRxC(SYNC)	$\overline{\text{RxC}}$ \uparrow to SYNC \downarrow Delay (Output Modes)	4	7	4	7	4	7	3
17	TaSYNC(RxC)	SYNC \uparrow to $\overline{\text{RxC}}$ \downarrow Setup (External Sync Modes)	-100		-100		100		2


NOTES:
¹ In all modes, the System Clock rate must be at least five times the maximum data rate.
² Z80 SIO timings are preliminary and subject to change.

2. Units in nanoseconds (ns).
 3. Units equal to System Clock Periods.

Notes


Schematics







Symbol	Part Number	Location
U10	74154	SH 4, ZH B-3
U11	74150	SH 4, ZH B-1
U12	74151	SH 4, ZH B-2
U13	74153	SH 4, ZH C-6
U14	74154	SH 4, ZH B-3
U15	74150	SH 4, ZH B-1
U16	74151	SH 4, ZH B-2
U17	74150	SH 4, ZH B-1
U18	74150	SH 4, ZH B-1
U19	74151	SH 4, ZH B-2
U20	74151	SH 4, ZH B-2
U21	74152	SH 4, ZH C-6
U22	74152	SH 4, ZH C-6
U23	74153	SH 4, ZH C-6
U24	74153	SH 4, ZH C-6
U25	74154	SH 4, ZH B-3
U26	74150	SH 4, ZH B-1
U27	74151	SH 4, ZH B-2

Schematics





<input type="checkbox"/> UNTESTED <input type="checkbox"/> BOM		<input type="checkbox"/> NOT TESTED <input type="checkbox"/> NOT BOM	
DATE	BY	DATE	BY
XEROX SCHEMATIC - CPU 150-PR2521			




IC	Part No.	Quantity	Notes
74LS14	74LS14	1	
74LS15	74LS15	1	
74LS16	74LS16	1	
74LS17	74LS17	1	
74LS18	74LS18	1	
74LS19	74LS19	1	
74LS21	74LS21	1	
74LS22	74LS22	1	
74LS23	74LS23	1	
74LS24	74LS24	1	
74LS25	74LS25	1	
74LS26	74LS26	1	
74LS27	74LS27	1	
74LS28	74LS28	1	
74LS29	74LS29	1	
74LS30	74LS30	1	
74LS31	74LS31	1	
74LS32	74LS32	1	
74LS33	74LS33	1	
74LS34	74LS34	1	
74LS35	74LS35	1	
74LS36	74LS36	1	
74LS37	74LS37	1	
74LS38	74LS38	1	
74LS39	74LS39	1	
74LS40	74LS40	1	
74LS41	74LS41	1	
74LS42	74LS42	1	
74LS43	74LS43	1	
74LS44	74LS44	1	
74LS45	74LS45	1	
74LS46	74LS46	1	
74LS47	74LS47	1	
74LS48	74LS48	1	
74LS49	74LS49	1	
74LS50	74LS50	1	
74LS51	74LS51	1	
74LS52	74LS52	1	
74LS53	74LS53	1	
74LS54	74LS54	1	
74LS55	74LS55	1	
74LS56	74LS56	1	
74LS57	74LS57	1	
74LS58	74LS58	1	
74LS59	74LS59	1	
74LS60	74LS60	1	
74LS61	74LS61	1	
74LS62	74LS62	1	
74LS63	74LS63	1	
74LS64	74LS64	1	
74LS65	74LS65	1	
74LS66	74LS66	1	
74LS67	74LS67	1	
74LS68	74LS68	1	
74LS69	74LS69	1	
74LS70	74LS70	1	
74LS71	74LS71	1	
74LS72	74LS72	1	
74LS73	74LS73	1	
74LS74	74LS74	1	
74LS75	74LS75	1	
74LS76	74LS76	1	
74LS77	74LS77	1	
74LS78	74LS78	1	
74LS79	74LS79	1	
74LS80	74LS80	1	
74LS81	74LS81	1	
74LS82	74LS82	1	
74LS83	74LS83	1	
74LS84	74LS84	1	
74LS85	74LS85	1	
74LS86	74LS86	1	
74LS87	74LS87	1	
74LS88	74LS88	1	
74LS89	74LS89	1	
74LS90	74LS90	1	
74LS91	74LS91	1	
74LS92	74LS92	1	
74LS93	74LS93	1	
74LS94	74LS94	1	
74LS95	74LS95	1	
74LS96	74LS96	1	
74LS97	74LS97	1	
74LS98	74LS98	1	
74LS99	74LS99	1	
74LS100	74LS100	1	

IC	Part No.	Quantity	Notes
74LS14	74LS14	1	
74LS15	74LS15	1	
74LS16	74LS16	1	
74LS17	74LS17	1	
74LS18	74LS18	1	
74LS19	74LS19	1	
74LS21	74LS21	1	
74LS22	74LS22	1	
74LS23	74LS23	1	
74LS24	74LS24	1	
74LS25	74LS25	1	
74LS26	74LS26	1	
74LS27	74LS27	1	
74LS28	74LS28	1	
74LS29	74LS29	1	
74LS30	74LS30	1	
74LS31	74LS31	1	
74LS32	74LS32	1	
74LS33	74LS33	1	
74LS34	74LS34	1	
74LS35	74LS35	1	
74LS36	74LS36	1	
74LS37	74LS37	1	
74LS38	74LS38	1	
74LS39	74LS39	1	
74LS40	74LS40	1	
74LS41	74LS41	1	
74LS42	74LS42	1	
74LS43	74LS43	1	
74LS44	74LS44	1	
74LS45	74LS45	1	
74LS46	74LS46	1	
74LS47	74LS47	1	
74LS48	74LS48	1	
74LS49	74LS49	1	
74LS50	74LS50	1	
74LS51	74LS51	1	
74LS52	74LS52	1	
74LS53	74LS53	1	
74LS54	74LS54	1	
74LS55	74LS55	1	
74LS56	74LS56	1	
74LS57	74LS57	1	
74LS58	74LS58	1	
74LS59	74LS59	1	
74LS60	74LS60	1	
74LS61	74LS61	1	
74LS62	74LS62	1	
74LS63	74LS63	1	
74LS64	74LS64	1	
74LS65	74LS65	1	
74LS66	74LS66	1	
74LS67	74LS67	1	
74LS68	74LS68	1	
74LS69	74LS69	1	
74LS70	74LS70	1	
74LS71	74LS71	1	
74LS72	74LS72	1	
74LS73	74LS73	1	
74LS74	74LS74	1	
74LS75	74LS75	1	
74LS76	74LS76	1	
74LS77	74LS77	1	
74LS78	74LS78	1	
74LS79	74LS79	1	
74LS80	74LS80	1	
74LS81	74LS81	1	
74LS82	74LS82	1	
74LS83	74LS83	1	
74LS84	74LS84	1	
74LS85	74LS85	1	
74LS86	74LS86	1	
74LS87	74LS87	1	
74LS88	74LS88	1	
74LS89	74LS89	1	
74LS90	74LS90	1	
74LS91	74LS91	1	
74LS92	74LS92	1	
74LS93	74LS93	1	
74LS94	74LS94	1	
74LS95	74LS95	1	
74LS96	74LS96	1	
74LS97	74LS97	1	
74LS98	74LS98	1	
74LS99	74LS99	1	
74LS100	74LS100	1	

IC	Part No.	Quantity	Notes
74LS14	74LS14	1	
74LS15	74LS15	1	
74LS16	74LS16	1	
74LS17	74LS17	1	
74LS18	74LS18	1	
74LS19	74LS19	1	
74LS21	74LS21	1	
74LS22	74LS22	1	
74LS23	74LS23	1	
74LS24	74LS24	1	
74LS25	74LS25	1	
74LS26	74LS26	1	
74LS27	74LS27	1	
74LS28	74LS28	1	
74LS29	74LS29	1	
74LS30	74LS30	1	
74LS31	74LS31	1	
74LS32	74LS32	1	
74LS33	74LS33	1	
74LS34	74LS34	1	
74LS35	74LS35	1	
74LS36	74LS36	1	
74LS37	74LS37	1	
74LS38	74LS38	1	
74LS39	74LS39	1	
74LS40	74LS40	1	
74LS41	74LS41	1	
74LS42	74LS42	1	
74LS43	74LS43	1	
74LS44	74LS44	1	
74LS45	74LS45	1	
74LS46	74LS46	1	
74LS47	74LS47	1	
74LS48	74LS48	1	
74LS49	74LS49	1	
74LS50	74LS50	1	
74LS51	74LS51	1	
74LS52	74LS52	1	
74LS53	74LS53	1	
74LS54	74LS54	1	
74LS55	74LS55	1	
74LS56	74LS56	1	
74LS57	74LS57	1	
74LS58	74LS58	1	
74LS59	74LS59	1	
74LS60	74LS60	1	
74LS61	74LS61	1	
74LS62	74LS62	1	
74LS63	74LS63	1	
74LS64	74LS64	1	
74LS65	74LS65	1	
74LS66	74LS66	1	
74LS67	74LS67	1	
74LS68	74LS68	1	
74LS69	74LS69	1	
74LS70	74LS70	1	
74LS71	74LS71	1	
74LS72	74LS72	1	
74LS73	74LS73	1	
74LS74	74LS74	1	
74LS75	74LS75	1	
74LS76	74LS76	1	
74LS77	74LS77	1	
74LS78	74LS78	1	
74LS79	74LS79	1	
74LS80	74LS80	1	
74LS81	74LS81	1	
74LS82	74LS82	1	
74LS83	74LS83	1	
74LS84	74LS84	1	
74LS85	74LS85	1	
74LS86	74LS86	1	
74LS87	74LS87	1	
74LS88	74LS88	1	
74LS89	74LS89	1	
74LS90	74LS90	1	
74LS91	74LS91	1	
74LS92	74LS92	1	
74LS93	74LS93	1	
74LS94	74LS94	1	
74LS95	74LS95	1	
74LS96	74LS96	1	
74LS97	74LS97	1	
74LS98	74LS98	1	
74LS99	74LS99	1	
74LS100	74LS100	1	

IC	Part No.	Quantity	Notes
74LS14			

Schematics



NO.	DESCRIPTION	QUANTITY	REVISION
1	SCHEMATIC - CPU		
2	156P82521		

1. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS, $\text{K} = \text{KILOHMS}$, $\text{M} = \text{MEG OHMS}$
CAPACITANCE VALUES ARE IN MICROFARADS,
 $\mu\text{M} = \text{MICROFARADS}$, $\text{N} = \text{NANO FARADS}$

2 POWER DISTRIBUTION TABLE

REF DESIGNATIONS	U1-10	U11-20	U21-30	U31-40	U41-50
U1-21, 31, 32, 44, 45, 47, 49, 50, 52, 61, 62, 65, 67, 75, 77, 79, 83, 84, 85, 87, 89, 91, 93, 95, 97, 99, 100, 103, 104	16	10	10	10	10
U21-30	12	3			
U22-30, 37-43, 48, 56, 60, 63, 69	8	16			
U31-45	10	20			
U33-36, 39, 47, 48, 49	12	24			
U37	31	3			
U38	11	12			
U39	5	24			
U3F, 32	11	26			
U36, 38	7	16	1		
U46	7	8			
U47, 48	8	16	1		

3 REFERENCE DESIGNATIONS



LAST USED	NOT USED
C18	C16, C17, C19, C20, C21, C22
E1	E6
J13	J6
J14	J15, J16
S1	
U104	
U1	
U2	
U3	
U4	
U5	
U6	
U7	
U8	
U9	
U10	
U11	
U12	

4 FROM MECHANICAL OPERATIONS SKETCHES TO BE INCORPORATED IN THE PERFORMANCE PROCEEDINGS

REF LETTER	DESCRIPTION
E1	LED
E2	LED
E3	LED
E4	LED
E5	LED
J9	74LS155/156/157/158/159/160
J10	24-pin DIP


5 LAST INTERCONNECT LETTER USED (CU)


6 SPARE GATES:



<p>REVISIONS</p> <table border="1"> <tr><th>NO.</th><th>DATE</th><th>DESCRIPTION</th></tr> <tr><td>1</td><td></td><td></td></tr> <tr><td>2</td><td></td><td></td></tr> <tr><td>3</td><td></td><td></td></tr> <tr><td>4</td><td></td><td></td></tr> <tr><td>5</td><td></td><td></td></tr> <tr><td>6</td><td></td><td></td></tr> <tr><td>7</td><td></td><td></td></tr> <tr><td>8</td><td></td><td></td></tr> <tr><td>9</td><td></td><td></td></tr> <tr><td>10</td><td></td><td></td></tr> </table>	NO.	DATE	DESCRIPTION	1			2			3			4			5			6			7			8			9			10			<p>DATE: 1/25/74</p> <p>DESIGNER: [Signature]</p> <p>CHECKED: [Signature]</p> <p>APPROVED: [Signature]</p>	<p>XEROX</p> <p>156P2602</p> <p>SCHEMATIC - 52V</p>
NO.	DATE	DESCRIPTION																																	
1																																			
2																																			
3																																			
4																																			
5																																			
6																																			
7																																			
8																																			
9																																			
10																																			


Schematics





NSCROM	
SCHEMATIC - CPJ	
15C-PR602	
DATE: 11/11/80	
DRAWN: J. J. J.	
CHECKED: J. J. J.	
APPROVED: J. J. J.	
REVISIONS:	
NO.	DESCRIPTION
1	ISSUE FOR FABRICATION


Schematics



REVISIONS		DATE	BY
1	SCHEMATIC - REV		
2	56PBI202		

DESIGN APPROVALS		DATE	BY
DESIGNED BY	DATE		
CHECKED BY	DATE		
APPROVED BY	DATE		

XEROX
 XEROX CORPORATION
 3600 UNIVERSITY AVENUE
 CINCINNATI, OHIO 45221-0001
 U.S.A.
 © 1984 XEROX CORPORATION
 ALL RIGHTS RESERVED
 THIS DOCUMENT IS UNCLASSIFIED
 DATE 08-14-2011 BY 60322 UCBAW




REVISIONS		APPROVALS	
NO.	DATE	BY	CHKD.
1			
2			
3			
4			
5			


XEROX	
DATE	TIME

SCHEMATIC - CPU
156PB2602

Schematics



Schematics



NOTES: UNLESS OTHERWISE SPECIFIED:

1. RESISTANCE VALUES ARE IN OHMS, K Ω, OR M Ω

2. CAPACITANCE VALUES ARE IN MICROFARADS, PFD, PPD, SD

3. POWER DISTRIBUTION SYMBOL


REF. DESIGNATION	QND	Q.S.	Q.R.
U1-U2, U3, U22	8	76	
U3	20	17	20

4. REFERENCE DESIGNATIONS


LAST USED	NOT USED
U23	
A11	
C14	

5. LAST INTERCONNECT LETTER USED "N"

6. START SYMBOL:



7. FILTER CAPACITORS




REV	1	DATE	
REV	2	DATE	
REV	3	DATE	
REV	4	DATE	
REV	5	DATE	

DESIGNED BY	DATE
CHECKED BY	DATE
APPROVED BY	DATE

XEROX	
106 P82546	106 P82546


Schematics



UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS,
CAPACITANCE VALUES ARE IN
MICROFARADS, >100 P.F.S., P.O.P.

2. POWER DISTRIBUTION TABLE

REF DESIGNATION	QTY	VAL	LOC
U1	10	20	
U2-U10-U12	7	14	
U3	11	22	



REV	DATE	BY	CHKD
1			


REVISIONS	DESCRIPTION	DATE	BY	CHKD
1	INITIAL			
2				
3				
4				
5				
6				
7				
8				
9				
10				

NO.	DESCRIPTION	DATE	BY	CHKD
1	INITIAL			
2				
3				
4				
5				
6				
7				
8				
9				
10				


Schematics

REF DESIGNATION	AW DESIGNATIONS
UT THRU U16	1 REV GND
U17, U18, U1, U2, U3	20 NO
U19 THRU U1	20 NO
U20 THRU U1	20 NO
U19 AND U1	14 7
U1	40 1E 20
U14	18 9
U13 AND U1	28 12

3) DECOUPLING CAPACITORS
 C1, C2, C4 ARE 0.1μS @ 10V, 4V
 C3 THRU C5 ARE 0.1μS @ 10-40V, 50V



REFERENCE DESIGNATIONS	USED	NOT USED
C1		
C2		
C3		
C4		
C5		
R1		
R2		
R3		
R4		
R5		



3	1200	SNV, C1
4	N.C.	
5	220K	SNV, C1
6	100K	SNV, C1
7	220K	SNV, C1
8	100K	SNV, C1
9	100K	SNV, C1
10	N.C.	
11	100K	SNV, C1
12	100K	SNV, C1
13	100K	SNV, C1
14	100K	SNV, C1
15	100K	SNV, C1
16	100K	SNV, C1
17	N.C.	
18	100K	SNV, C1
19	100K	SNV, C1
20	100K	SNV, C1
21	100K	SNV, C1
22	100K	SNV, C1
23	N.C.	
24	100K	SNV, C1
25	N.C.	
26	N.C.	
27	N.C.	
28	100K	SNV, C1
29	100K	SNV, C1
30	100K	SNV, C1
31	100K	SNV, C1
32	N.C.	
33	N.C.	
34	N.C.	
35	N.C.	
36	N.C.	
37	N.C.	
38	N.C.	
39	N.C.	
40	N.C.	
41	N.C.	
42	100K	SNV, C1
43	100K	SNV, C1
44	100K	SNV, C1
45	100K	SNV, C1
46	N.C.	
47	GND	
48	GND	
49	+5V	
50	+5V	

5	EXAD42	40 20
6	EXAD43	40 20
7	EXAD44	40 20
8	EXAD45	40 20
9	EXAD46	40 20
10	EXAD47	40 20
11	GND	
12	GND	
13	EXAD48	40 20
14	EXAD49	40 20
15	EXAD50	40 20
16	EXAD51	40 20
17	EXAD52	40 20
18	EXAD53	40 20
19	EXAD54	40 20
20	EXAD55	40 20
21	EXAD56	40 20
22	EXAD57	40 20
23	EXAD58	40 20
24	EXAD59	40 20
25	EXAD60	40 20
26	EXAD61	40 20
27	EXAD62	40 20
28	EXAD63	40 20
29	EXAD64	40 20
30	EXAD65	40 20
31	EXAD66	40 20
32	EXAD67	40 20
33	EXAD68	40 20
34	EXAD69	40 20
35	EXAD70	40 20
36	EXAD71	40 20
37	EXAD72	40 20
38	EXAD73	40 20
39	EXAD74	40 20
40	EXAD75	40 20
41	EXAD76	40 20
42	EXAD77	40 20
43	EXAD78	40 20
44	EXAD79	40 20
45	EXAD80	40 20
46	EXAD81	40 20
47	EXAD82	40 20
48	EXAD83	40 20
49	EXAD84	40 20
50	EXAD85	40 20

5	AD82	C0
6	AD83	C0
7	AD84	C0
8	AD85	C0
9	AD86	C0
10	AD87	C0
11	AD88	C0
12	AD89	C0
13	AD90	C0
14	AD91	C0
15	AD92	C0
16	AD93	C0
17	AD94	C0
18	AD95	C0
19	AD96	C0
20	AD97	C0
21	AD98	C0
22	AD99	C0
23	AD100	C0
24	AD101	C0
25	AD102	C0
26	AD103	C0
27	AD104	C0
28	AD105	C0
29	AD106	C0
30	AD107	C0
31	AD108	C0
32	AD109	C0
33	AD110	C0
34	AD111	C0
35	AD112	C0
36	AD113	C0
37	AD114	C0
38	AD115	C0
39	AD116	C0
40	AD117	C0
41	AD118	C0
42	AD119	C0
43	AD120	C0
44	AD121	C0
45	AD122	C0
46	AD123	C0
47	AD124	C0
48	AD125	C0
49	AD126	C0
50	AD127	C0

4 3 2 SHEET NO.
 40 40 40 SHEET SIZE
 1 SHEET SET

UNLIMITED WORKS	DATE	BY
DESIGNED BY	DATE	BY
CHECKED BY	DATE	BY
APPROVED BY	DATE	BY


XEROX

SCHEMATIC - DOGS PROFESSOR

408019


1

Schematics






<input type="checkbox"/> UNTESTED <input type="checkbox"/> TESTED <input type="checkbox"/> REWORKED <input type="checkbox"/> REWORKED <input type="checkbox"/> REWORKED <input type="checkbox"/> REWORKED		XEROX SCHEMATIC - DBA PROCESSOR 156PB4019	
--	--	---	--

REF DESIGNATION	PIN DESIGNATIONS
U1	1G 1G
U2 THRU U14	5 1G
U17	2D 1D



TO 8086 PWB A



Schematics

DIMENSIONS SHOWN MILLIMETRES <input type="checkbox"/> INCHES <input type="checkbox"/>		DIMENSIONS SHOWN MILLIMETRES <input type="checkbox"/> INCHES <input type="checkbox"/>		DIMENSIONS SHOWN MILLIMETRES <input type="checkbox"/> INCHES <input type="checkbox"/>	
NUMBER OF SHEETS TOTAL NUMBER OF SHEETS SHEET NUMBER	DATE DRAWN BY CHECKED BY APPROVED BY	TITLE PROJECT NUMBER DRAWING NUMBER	REV. NO. REV. DATE REV. DESCRIPTION	DESIGNED BY CHECKED BY APPROVED BY	DATE DRAWN BY CHECKED BY APPROVED BY

XEROX
 11110 Schematic - Memory Expansion PWB
 28 Sheets 150 P28-00
 100% 1:1

P N M L K J H G F E D C B A

How the ROM Works

When power is first applied or the RESET button is pressed, the system bank (Bank 0) is enabled by hardware and the Z80-A's program counter is set to 0000H.

The first 8k of address space in the system bank consists of ROM sockets U33-U36. An 820-II with the ASCII keyboard will have 6k of ROM occupying U33-U35 (6k). With the Low Profile keyboard, another 2k ROM is added to U36 bringing the total system ROM size to 8k.

The firmware contained in the system ROMs will be referred to as the ROSR (ROM Operating System Routines). The ROSR provides instructions for the Z80-A to do several things at power-on. They are:

- Do a checksum test of the firmware contained in the first 6k of ROM.

- Do confidence test on RAM memory that will be used by the ROSR (F000H-FFFFH).

- Initialize programmable devices and variable memory area starting at address FF00H.

- Move resident portion of monitor to RAM starting at address F000H.

- Compute checksum of the ROM in socket U36; if correct, call the first address of U36 (1800H).

- Check type of disk controller daughter board that is installed and load appropriate disk driver into high memory.

- Provide an initial system command level for the user. This provides such options as: Host terminal mode, Typewriter mode, Load system, Dump memory, etc.

Additionally, ROSR provides character I/O, disk I/O, and other hardware-related services for the operating system and /or an application program.

One of the first things that the ROSR is responsible for is the initialization of the programmable devices on the CPU board. These devices are: CTC

(Counter Timer Circuit), PIOs (Parallel Input Output controllers), SIO (Serial Input Output controller), and the Baud rate generator. At power on, these devices are initialized as described below.

Counter Timer Circuit (CTC)

Base interrupt vector = 0H

Channel 0	Not initialized
Channel 1	Timer mode, no interrupts, period = 1 msec.
Channel 2	Timer mode, no interrupts, period = 8 msec.
Channel 3	Counter mode, interrupts enabled, down counter value = 125.

Channel 0 of the CTC is not used by the system. Channel 1 is initialized but interrupts are not enabled until the screen print command is given from the keyboard. At this time, 1 msec. interrupts begin occurring until the last character has been printed from the CRT's refresh memory. Then, the interrupts from CTC-1 will be disabled. Channel 2 is initialized as a timer also. Its job is to divide the system clock and to generate a pulse to CTC-3 every 8 msec. Channel 3 is initialized as a counter; it counts pulses from CTC-2 and generates an interrupt to the system every 125 pulses (1 second).

System Parallel Input/Output Controller (PIO)

Base interrupt vector = 1AH

Port A	Bit Mode	Bits 0-5 input, Bits 6-7 output, interrupts disabled
Port B	Input Mode	Interrupts enabled

Port A of the system PIO is used for the bank switching, floppy disk drive and side selects, and CRT font selection. Port B is used as the keyboard input channel.

General Purpose Parallel Input/Output Controller (PIO)

Base interrupt vector	=	Not initialized
Port A Output Mode		Interrupts disabled
Port B	Mode 3	Bits 0-3 output, bits 4-7 input, interrupts disabled

The general purpose parallel PIO is initialized to provide an interface to a Centronics-compatible parallel printer. Port A serves as the data channel and port B bit 2 provides the strobe to the printer. Port B bit 4 is for connection to the printer's ready signal. The parallel interface option connector (J11) must have jumpers installed between the following pins: 5-6, 9-10, and 17-18. This selects the direction for the transceiver; that is, between the PIO and the parallel I/O connector J8.

If the GP PIO is to be used for something other than a parallel printer, the user can re-program the PIO and re-jumper J11 to suit the needs of the application.

Serial Input/Output Controller (SIO)

Base interrupt vector = 00

Channel A Asynchronous mode modem port
Interrupts disabled, 7 bits per character, x16 clock mode, 1 stop bit per character, even parity enabled, Data Terminal Ready (DTR) and Request To Send (RTS) outputs from the SIO are active. Wired as RS-232 DTE (Data Terminal Equipment).

Note: The 4.03 ROM initializes DTR and RTS outputs to an inactive state.

Channel B Printer port
Interrupts disabled, 7 bits per character, x16 clock mode, 1 stop bit per character, even parity enabled, Data Terminal Ready (DTR)

and Request To Send (RTS) outputs from the SIO are active. Wired as RS-232 DCE (Data Communication Equipment). Hardware handshake is available on pins 20 and 5.

Channel A Baud Rate Generator (Modem)

300 Baud

Channel B Baud Rate Generator (Printer)

1200 Baud

MONITOR COMMANDS

The 820-II and 16/8's resident monitor is capable of executing several commands directly from the keyboard.

The table below summarizes the monitor's command set. Under the heading "Format", the items enclosed in parentheses represent required numeric parameters. The items in square brackets represent optional parameters. Detailed information on each of the commands follows the table.

Command	Format
Display memory	D [start addr] [end addr]
M(odify memory)	M (addr)
X(tended memory test)	X (start addr) (end addr)
F(ill memory)	F (start addr)(end addr)(fill data)
C(opy memory)	C (start addr)(end addr)(dest addr)
V(erify memory block)	V (start addr)(end addr)(with addr)
G(oto)	G (addr)[HL, DE, BC registers]
I(nput)	I (16-bit port addr)
O(utput)	O (16-bit port addr)(8-bit data)
L(oad from disk)	L [disk drive unit value]
R(ead disk sector)	R (drive unit)(track)(sector)(addr)
W(rite disk sector)	W (drive unit) (track) (sector) (addr)
B(aud rate)	B (baud rate)[channel]
T(ypewriter)	T [baud rate]
H(ost terminal)	H [ch.] [baud] [data bits] [par.] [stop bits]
P(rinter protocol)	P (Xon/Xoff)[status mask] [status value]

1) D - DISPLAY MEMORY COMMAND

This command displays the contents of memory in hexadecimal and ASCII representation. Each display line has the following format:

```
AAAA DD DD DD DD DD DD DD DD DD DD DD DD DD DD CCCCCCCCCCCCCC
```

AAAA is the starting memory address of the line in hexadecimal, the DD's are the hex values of the 16 bytes of data starting at location AAAA, and the C's are ASCII characters equivalent to each data byte. Bytes with a value less than 20 hex are displayed with their appropriate display character codes as shown in the ASCII code chart. Bytes with a value greater than 7F hex are displayed in low intensity. The display memory command accepts one, two, or no address parameters. If two addresses are specified, the block of memory between those two locations will be displayed. Entering only one address will display 256 bytes of memory starting at the specified location. Entering **D**<return> with no parameters will display the 256 byte block of memory starting one location past the last address displayed.

The display can be stopped temporarily by touching the space bar. Touching the space bar again continues the display.

2) M - MODIFY MEMORY COMMAND

The modify memory command allows the contents of individual memory locations to be changed. This command accepts one parameter representing the first memory address to modify or examine. The display format is:

```
AAAA DD
```

AAAA is the current memory address and DD is the hexadecimal value of the data in that location. After displaying the contents of a memory location, the routine waits for one of the following parameters to be entered from the keyboard:

- Touching <return> does not modify the memory data at the currently displayed memory address, but will display the contents of the next memory address.

- Typing a minus sign has a similar effect, except the address is decremented instead of incremented.
- Typing a hexadecimal number will replace the data at the currently displayed address with the number entered. The new data is stored as soon as the second digit is entered, with no terminating character required. If only one digit is entered, touching <return> will cause the single digit hex number to replace the previous data.
- Typing a quote sign will cause the ASCII value of the next key typed to be stored at the currently displayed address.
- Typing any character other than <return>, a minus sign, a quote sign, or a hexadecimal digit will terminate the command.

3) X - EXTENDED MEMORY TEST COMMAND

This command tests the specified range of memory for errors. Any portion of memory may be tested except the read/write area reserved for ROSR (F000 to FFFF hex). At least two parameters are required: the starting address and the ending address.

Only the high-order eight bits of the addresses entered are actually used. If no errors are detected, the test will display a plus sign. When errors are detected an error line will be displayed in the following format:

```
AAAADD should = X
```

4) F - FILL MEMORY COMMAND

The fill command allows blocks of memory to be filled with a fixed data value. Three parameters are required: a starting address, an ending address, and a fill-data value. Each location in the specified block of memory has the constant written into it and then read back again to check for memory errors. An error line (like the one described for the Xtended Memory Test) is printed for any locations that fail to verify.

5) C - COPY MEMORY COMMAND

The copy command allows blocks of data to be moved in memory. Three parameters are required: a starting memory address, an ending address, and a destination address. The contents of the block of memory in between the first two addresses are copied to the block starting at the third address. Like the Fill Memory command, a test is made to verify that each byte of the destination block, when read back, is the same as the corresponding byte in the source block.

6) V - VERIFY MEMORY BLOCK COMMAND

This command is similar to the Copy Memory command except that data is not moved, but simply checked to see if it is the same as data located at a different address in memory. Three parameters are required: a starting memory address, an ending address, and the first address of the memory block to be compared.

7) G - GO TO COMMAND

The go to command controls the CPU to start executing at a particular memory location. It requires a single parameter, (the address at which to begin execution). Three optional parameters may also be specified so the HL, DE, and BC register pairs may be preset before execution begins. Each of these optional parameters is a 16-bit (four-digit hexadecimal) number. The optional parameters would be entered as:

G1000 AAFF DDEE BBCC

1000 is the hexadecimal address at which to begin execution, AA is placed in the H register, FF is placed in the L register, DD is placed in the D register, EE is loaded into the E register, BB is transferred to the B register, and CC is put into the C register. In addition, FF (the value specified for the L register) will also be placed into the A register. Thus, a shortened command line (using only a single optional parameter) would be entered as:

GF00C 0024

In the example, the hex value 24 will be loaded into both the L and A registers before executing the CRT output driver at memory address F00C hex. (This example displays a '\$' on the screen.)

ROSR actually passes control to the specified address by simulating a CALL instruction. This makes it possible for the external program to return to ROSR by doing a RET, (assuming it does not re-load the stack pointer or lose the return address to ROSR). After the routine returns, ROSR displays the contents of the A register and the HL register pair.

8) I - INPUT COMMAND

This command allows data to be read from input ports. It works very much like the Modify Memory command, except input ports are being examined instead of memory locations. A single parameter representing a port number is required. Since many of the I/O ports are accessed using the unique Z80-A I/O instruction, the parameter can be a 16-bit port address. The BC register pair is loaded with the parameter, and then an IN A,(C) instruction is executed. An example of full parameter specification would be:

```
IAA55
```

AA represents the contents of the B register, which is placed on the high-order address lines (A8-A15), and 55 represents the contents of the C register, which is placed on the low-order address lines (A0-A7). Using only an 8-bit parameter will place a zero in the B register.

Touching the space bar will display data from the same port address again. The contents of adjacent ports can be examined by touching <return> or the minus sign (like the Modify command). Typing any other key terminates the command.

9) O - OUTPUT COMMAND

The output command allows a specified data value to be written to output ports. Two parameters are required: a 16-bit port address (see Input command), and an 8-bit data value that is to be written to that port. After outputting the specified data to the port, the command returns to ROSR instead of stepping to the next output port like the input command. This makes it possible to use the output command to

initialize Z80-A peripheral devices like the SIO, PIO, and CTC. Since a 16-bit port address is specified, special ports such as the scroll port register can be modified directly from ROSR. Some of these special ports require that their "data" value be placed on the high-order address lines. A sample command to alter the scroll port register is:

O1014FF

10 represents the contents of the B register which is placed on the high-order address lines and is the actual "data" that will be written to the scroll port register. The 14 represents the value that is placed in the C register and is output as the low-order address lines to actually select the scroll port. The data value FF hex is output on the data lines, but the data is not looked at by this type of special port.

10) L - LOAD FROM DISK

The load system command is used to read a one-sector program from track 0, sector 1 of the specified disk drive. The load command accepts one optional parameter to specify from which physical disk to load. If this optional parameter is omitted, the load is from physical drive unit 0 (drive A). Floppy disk configurations have valid disk parameters of A through D. The usual load-from-disk-command for floppy drives will be L or LA, to load from drive A. Rigid disk configurations can have valid disk parameters of A through H.

Note: The drive that is loaded from becomes logical drive A. Thus, when the operating system is loaded from drive E on the rigid (the LE command), physical disk E will be referenced as A and the physical floppy A is referenced as logical drive E.

The disk loader reads the first logical sector into memory at location 80h and starts execution at that address. Normally, the program will be a small loader that in turn reads in a larger program. This two-level bootstrap process makes the boot command application independent. The only requirements are that the first sector of the disk be reserved for a loader, the first byte of this loader not be an E5h, and the first 256 bytes of memory not be overwritten by the program being loaded.

11) R - READ DISK SECTOR COMMAND

This command allows one physical sector to be read from the specified disk drive to a designated address in memory (must be above 66H). The drive unit is a number between 0 and F hex, with 0 corresponding to physical drive A.

It should be noted that different disks may not have the same sector size. The read sector command will always read one physical sector, no matter what its length. Typically, single density disks will have 128-byte sectors, and double density disks will have 256-byte sectors. The sector size for rigid disk drives will always be 256 bytes or larger. Even though one physical sector is read, 256 bytes will be displayed after the read. Thus, when reading single density disks, only the first 128 bytes of the 256 bytes displayed on the screen are valid.

Physically, all floppy disks used with the 820-II and 16/8 begin with sector #1. However, when using the Monitor's R command, the first physical sector is accessed by specifying sector 0 in the command line.

12) W - WRITE DISK SECTOR COMMAND

A "W" and a <return> is required with the Write Disk Sector command before parameters will be accepted. A second "W" and parameters and a <return> is then required. The write disk sector command allows one physical sector to be written to the specified disk drive from the designated address in memory. The drive unit is a number between 0 and F hex, with 0 corresponding to physical drive A.

Note that different disks may not have the same physical sector size. The write sector command will always write one physical sector, no matter what its length. In general, single density disks will have 128-byte sectors, and double density disks will have 256-byte sectors. The sector size for the rigid disk drive will also be 256 bytes.

Physically, all floppy disks used with the 820-II and 16/8 begin with sector #1. However, when using the Monitor's W command, the first physical sector on double density and rigid disks is accessed by specifying sector 0 in the command line.

13) B - BAUD RATE COMMAND

This command sets the baud rate for the designated serial I/O channel, (printer or communications port). An optional parameter is required to change the baud rate from the default (1200-Printer, 300-Comm). If a second optional parameter is not specified, then the baud rate is set for the printer port (channel B). Specifying channel A will cause the designated or default baud rate to be set for the communications port. At power-on or reset, both serial ports are set for 7 data bits and even parity with one stop bit. See also the Host Terminal Mode section.

14) T - TYPEWRITER COMMAND

In Typewriter Mode, any information typed on the standard 96-character keyboard will be sent to the serial printer port.

To use Typewriter Mode, type the following parameters (in bold):

T or **T#**

T = Typewriter Mode
= Baud Rate (**1200**)

For example:

T Typewriter Mode
T5 Typewriter Mode 300 Baud (from Chart, Appendix K-1)

15) H - HOST TERMINAL

Host Terminal H (channel) (baud rate) (data bits) (parity)
(stop bits)

The Xerox 820-II or 16/8 may be used as a terminal to a Host. By typing an **H** at power-on, the firmware initializes software in ROM that permits communication with a host computer.

Options (default settings are bolded):

Channel	A (communications port) B (printer port)
Baud rate	Channel A - 300 Channel B - 1200 (For other Baud Rate options, see Appendix K)
Data bits	7 or 8
Parity	Odd, Even , or None
Stop bits	1 or 2

For example, typing

H<space>B<space>8<space>None<space>2<return>

would put your system in Host Mode with 2 stop bits, no parity, 8 data bits, at 1200 baud on the Printer port.

Options may be altered using the Monitor Output command *before* typing an H <return> to load host terminal mode. It is important to note that these settings will remain in effect until the the system is turned off, the RESET button in the rear is pressed, or a disk is loaded that has had the CONFIGUR program run on it.

To change to odd parity:

006 04 meaning Output to the SIO Channel A control port
(**06**) selecting internal register 4 (**04**)

006 45 Output a **45h** to the SIO Channel A control
port (**06**) which sets internal SIO register 4 to
enable odd parity

To change to no parity:

006 04 Output to the SIO Channel A control port
(**06**) selecting internal register 4 (**04**)

006 44 Output a **44h** to the SIO Channel A control
port (**06**) which sets internal SIO register 4 to
enable no parity

To change to 8 data bits (receiver and transmitter):

- | | |
|---------------|---|
| 006 03 | Output to the SIO Channel A control port (06) selecting internal register 3 (03) |
| 006 C1 | Output a C1h to the SIO Channel A control port (06) which sets internal SIO register 3 to 8 data bits for the receiver |
| 006 05 | Output to the SIO Channel A control port (06) selecting internal register 5 (05) |
| 006 EA | Output an EAh to the SIO Channel A control port (06) which sets internal SIO register 5 to 8 data bits for the transmitter |

For example, to change to no parity, 8 data bits, and set the baud rate to 1200, the following parameters should be entered at power-on:

- 006<space>04<return>**
- 006<space>44<return>** sets no parity
- 006<space>03<return>**
- 006<space>C1<return>** sets 8 data bits receiver
- 006<space>05<return>**
- 006<space>EA<return>** sets 8 data bits transmitter
- B<space>07<space>A<return>** sets 1200 baud, comm port
- H<return>** loads Host Mode with the above parameters

Host Terminal Command Set

Host mode has a command set that can be used by pressing the <CTRL> key and one of the **Numeric Pad** keys. Note: Scroll up and Scroll down (↑ and ↓) do not require the <CTRL> key when using the 16/8.

<CTRL>	Meaning
+ ↑	Scroll up . Up-arrow scrolls up text on the screen with wrap around.
↓	Scroll down . Down-arrow scrolls down text on the screen with wrap around.
DEL	Enable local echo . Characters typed on the keyboard are displayed on the screen and transmitted through the serial port. Touching <CTRL> + DEL again disables local echo mode.
Line Feed	Enable local auto line feed . When <return> is touched, a line feed is sent to the local screen display but not transmitted through the serial port. Touching <CTRL> + LF again disables local line feed mode.
1	Enable remote echo . Characters received through the serial port are echoed back to the transmitting device. In this mode, the 820-II or 16/8 may act as a host to another terminal. Touching <CTRL> + 1 again disables remote echo mode.
2	Enable remote auto line feed . Carriage return codes received through the serial port are echoed to the remote device as carriage return/line feed codes. Touching <CTRL> + 2 again disables remote auto line feed.
(period)	Transmit BREAK . When <CTRL> and the period key on the numeric keypad are touched, a break condition is enabled on the serial port until: 1. <CTRL> + . is touched again 2. Any other character is typed.

<CTRL>

Meaning

+

"Toggling" the break function allows the length of the break condition to be determined by the user. Some host computers require a very short break condition, while some communications control devices require a long break condition.

ESC

Exit Host Terminal Mode.

Note: In Host Mode, the 820-II or 16/8 will respond to the special Display Control Codes listed in the CRT Control & Interface section.

16) P - PROTOCOL COMMAND

The protocol command alters the method used to control the transmission of characters to the printer (for different types of serial printers). Normally, XON/XOFF protocol is enabled to allow efficient communications with a Xerox 20 or 40 CPS printer. Since this is a "transparent" protocol, it will not interfere with printers that don't use XON/XOFF.

The protocol command requires at least one parameter to enable or disable the XON/XOFF protocol. P1 enables this protocol, while P0 disables it.

A second type of protocol is used for printers that control the transmission of characters by means of "reverse channel" or other hardware signals. Two signals may be used to control the transmission of characters to the printer:

CTS (Clear To Send) Printer connector Pin 5

DTR (Data Terminal Ready) Printer connector Pin 20

Two parameters are used to specify how these signals will be used for "hardware handshaking"; the first designates which signals are to be checked, and the second indicates which logical state will be used to enable the transmission of data.

The most commonly-used modes are shown below. The voltage level is the EIA RS- 232 level measured at the printer connector:

P1 <space>28<space>28<return>

Check CTS and DTR, pins 5 and 20. If either changes to false (-12), stop transmission.

P1 <space>8<space>8<return>

Check DTR, pin 20. If false (-12), stop transmission.

P1 <space>20<space>20<return>

Check CTS, pin 5. If false (-12), stop transmission.

The following examples show the values for some less-common printers that require transmission be stopped with signals of the opposite sense. Notice these examples also enable the XON/XOFF protocol by specifying a 1 as the first parameter.

P1 <space>28<space>0<return>

Check CTS and DTR, pins 5 and 20. If either changes to true (+ 12), stop transmission.

P1 <space>8<space>0<return>

Check DTR, pin 20. If true (+ 12), stop transmission.

P1 <space>20<space>0<return>

Check CTS, pin 5. If true (+ 12), stop transmission.

Notes

Operating System Interface

The preferred method of accessing the resources of the 820-II and 16/8 is through one of the operating systems (CP/M-80, CP/M-86, or MS-DOS). The operating system functions available are documented in the manuals listed below.

CP/M-80	Interface Guide section of Digital Research's CP/M 2.2 Operating System Reference Manual.
CP/M-86	Digital Research's CP/M-86 User's Guide, System Guide, and Programmer's Guide.
MS-DOS	MS-DOS Programmers Guide.

Accessing CP/M-80 and CP/M-86 BIOS

CP/M-80/CP/M-86 also provide a BIOS (Basic Input/Output System) interface that is available to the programmer. The BIOS interface is described in the following manuals:

CP/M-80	Alteration Guide section of Digital Research's CP/M 2.2 Operating System Reference Manual.
CP/M-86	Digital Research's CP/M-86 User's Guide, System Guide, and Programmer's Guide.

CP/M-86 has an operating system function (#50) that provides access to the CP/M-86 BIOS.

The BIOS interface for CP/M-80 version 2.2 is not supported as an operating system function. An application program may call 16 of the 17 BIOS vectors; the first vector Cold boot may not be called. Because the BIOS jump table is not anchored to any fixed memory locations, application programs must not directly call any of the jump vectors without first calculating the address of the desired vector. At address 0000H is a jump instruction to the **second** BIOS vector -**wboot**. The application program should read the address stored at address 0001H and 0002H, then add the offset of the desired BIOS jump vector and call this "calculated" address.

For example, suppose an application program needed to determine whether or not the list device is busy. This is not supported with an operating system function call under CP/M-80 2.2.

```
;Users program
call  biolsts      ;get status of list device
or    a            ;result is returned in a
                    ;00 = not ready
                    ;else = ready

;Continue
```

Biolsts:

```
ld    hl,(0001H)  ;Get address of wboot
ld    l,15*3      ;15th vector 3 bytes per vector
jp    (hl)
```

The reason that the biolsts label was "called" from the main program is to put a return address on the stack. Remember, all BIOS routines end with a return instruction.

Additional BIOS Information

The following describes parameters for some of the BIOS functions that are not described in the Alteration Guide.

Sectran - The sector translate vector is documented to receive a logical sector number in the **BC** register pair, and the address of a logical-to-physical translate table in the **DE** register pair, returning the physical sector number from the table in the **HL** register. In the 820-II and 16/8, when a double density disk or a rigid disk is being accessed, the **DE** register pair contains a 0000H indicating no logical-to-physical skew table. When this occurs, the logical sector number is returned in the **HL** register.

Seldsk - If bit 0 of the **E** register is 0, the BIOS recognizes this as a first-time select of the disk and will request the physical disk driver to determine the type of media currently in the drive.

Write - The **C** register contains the write type.

0	=	Write to an allocated data block
1	=	Write to directory
2	=	Write to an unallocated data block

CP/M Logical - 820-II Physical Device Mapping

The IOBYTE has been partially implemented in the 820-II to enable optional re-assignment of CP/M character devices (console and list) to different physical devices on the 820-II (CRT/keyboard, serial modem port, serial printer port, and parallel printer port). This logical-to-physical device mapping can be changed either under program control or with CP/M's transient command, STAT.

CP/M Logical device names	Physical device names
CON:	TTY: CRT: BAT: UC1:
RDR:	TTY: PTR: UR1: UR2:
PUN:	TTY: PTP: UP1: UP2:
LST:	TTY: CRT: LPT: UL1:

The chart above lists the CP/M logical device names in the left column and the valid physical devices for each logical device is listed to the right of the logical device name. For example the logical console device can be mapped to the physical TTY:, CRT:, BAT:, or UC1:, but not PTR:.

The chart below shows the mapping of physical device names to physical devices on the 820-II.

CP/M physical device names	820-II Physical devices
BAT:	Serial printer port
CRT:	820-II CRT and keyboard
LPT:	Serial printer port
PTP:	Serial modem port
PTR:	Serial modem port
TTY:	Serial modem port
UC1:	Serial printer port
UL1:	Parallel printer port
UP1:	Serial modem port
UP2:	Serial modem port
UR2:	Serial modem port
UR1:	Serial modem port

CP/M Logical - 16/8 Physical Device Mapping

The IOBYTE has been fully implemented on the 16/8. The tables below describe the logical to physical device mapping for CP/M-80 and CP/M-86.

CP/M-80 Logical device names	Physical device names
CON:	TTY: CRT: BAT: UC1:
RDR:	TTY: PTR: UR1: UR2:
PUN:	TTY: PTP: UP1: UP2:
LST:	TTY: CRT: LPT: UL1:

CP/M-86 Logical device name	Physical device names
CON:	TTY: CRT: BAT: UC1:
AXI:	TTY: PTR: UR1: UR2:
AXO:	TTY: PTP: UP1: UP2:
LST:	TTY: CRT: LPT: UL1:

CP/M physical device names	16/8 Physical devices
BAT:	Serial printer port
CRT:	16/8 CRT and keyboard
LPT:	Serial printer port
PTP:	16/8 CRT and keyboard
PTR:	16/8 CRT and keyboard
TTY:	Serial modem port
UC1:	Inter-processor communication channel
UL1:	Parallel printer port
UP1:	Serial printer port
UP2:	Inter-processor communication channel
UR2:	Inter-processor communication channel
UR1:	Serial printer port

In the 16/8 configuration, an application program running on the 8086 can communicate with an application program running on the Z80-A through the inter-processor communication channel by changing the I/OBYTE value and using console input and console output functions.

INPUT

A0 = Stop 8086

A1 = Start 8086

OUTPUT

A0, D7 = 1 : Lock 8086

I/O PORT ASSIGNMENTS

Note: These input/output ports are accessible by the Z80-A only. The 8086 microprocessor on the 16/8 cannot access these I/O ports.

Port # (hex)	Assignment
00	Channel A Baud Rate (Modem) (write only)
01	Channel A Baud Rate (Modem) (write only)
02	Channel A Baud Rate (Modem) (write only)
03	Channel A Baud Rate (Modem) (write only)
04	SIO Channel A (Modem) Data
05	SIO Channel B (Printer) Data
06	SIO Channel A (Modem) Control
07	SIO Channel B (Printer) Control
08	GP-PIO Channel A Data
09	GP-PIO Channel A Control
0A	GP-PIO Channel B Data
0B	GP-PIO Channel B Control
0C	Channel B Baud Rate (Printer) (write only)
0D	Channel B Baud Rate (Printer) (write only)
0E	Channel B Baud Rate (Printer) (write only)
0F	Channel B Baud Rate (Printer) (write only)
10	Floppy Disk Controller Status/Command Register Fixed Disk PIO Channel A Data
11	Floppy Disk Controller Track Register Fixed Disk PIO Channel A Control
12	Fixed Disk PIO Channel B Data Floppy Disk Sector Register
13	Fixed Disk PIO Channel B Control Floppy Disk Data Register
14	CRT Scroll Register (write only)
15	CRT Scroll Register (write only)
16	CRT Scroll Register (write only)
17	CRT Scroll Register (write only)
18	CTC Channel 0
19	CTC Channel 1
1A	CTC Channel 2

I/O PORT ASSIGNMENTS continued

Port # (hex)	Assignment
1B	CTC Channel 3
1C	System PIO Channel A Data
1D	System PIO Channel A Control
1E	System PIO Channel B Data (keyboard)
1F	System Pio Channel B Control (keyboard)
(20-27 not used and not available)	
28	Speaker cone push (write only)
29	Speaker cone pull (write only)
(2A-2F not used and not available)	
30	Select Single Density
31	Select Double Density
(32-33 not used and not available)	
34	Reset CRT Font Generator to ROM #1 (write only)
35	Reset CRT Font Generator to ROM #2 (write only)
36	Set Low-Light Video Mode (write only)
(37-67 not used and not available)	
68	Asynchronous Communications (write only)
69	Synchronous Communications (write only)
80 - 9F	Reserved
FE - FF	Reserved
A0 - A3	16/8 CPU Board
A4 - AF	Reserved
B0 - BF	Reserved

ROM Operating System Interface

The 820-II and 16/8 also provide a series of ROM operating system jump vectors that can be accessed by a program executing on the Z80-A for other functions available on the 820-II and 16/8. It is important to note that these should be used only when the necessary service is not provided by the operating system. Use of these ROM services makes the program un-transportable to most other computers. Also, use of the ROM operating system I/O services may make the program inoperable under the dual CP/M-80/86 system.

CRT Overview

The CRT functions involve the moving of characters to the CRT RAM and character display. (The entry points described in this section are in the Monitor; see IOBYTE, starting on page 167 for BIOS display-related calls). CRTOUT simply displays a character at the cursor position and increments the cursor. FASTCRT also displays a character at the cursor position, but keeps track of and returns information about characters lost at the end of a line, deleted characters, etc. SETCUR stores a CRT RAM address; OUTCUR then stores a character at this address. CRTDIR will move a block of memory (or group of characters to or from CRT RAM).

CRT Output

Entry Point:	F00CH
Function(s)	At the current cursor position, display the character in register A or perform the special function defined by the character sequence supplied in consecutive calls to CRTOUT.
Arguments:	(A) = the character to display
Value(s) Returned:	None
Registers Saved:	All
Errors Returned:	None

Fast CRT Output

Entry Point:

F00FH

Function(s):

At the current cursor position, display the character in register C or perform the special function defined by the character sequence supplied in consecutive calls to FASTCRT.

Arguments:

(C) = the character to display

Value(s) Returned:

Normal display

(A) = character under the cursor

character:

(HL) = CRT RAM address of the cursor

The special functions will return the following:

Character Insert

(A) = character that was lost off the end of the line

1B 51h

Character Delete

(A) = character that was deleted

1B 57h

Line Insert

The line that was lost off of the bottom of the screen is moved to the Command Processor's line buffer. This buffer is located immediately after the Time-of-Day clock variables, whose address is obtained by calling F039.

1B 45h

Line Delete

The line that was deleted is moved to the line buffer as in Line Insert.

1B 52h

Line Feed

The A register returns a flag indicating whether or not the line feed caused the top line to be lost (scrolled) (A = 0 - scrolled, A ≠ 0 - not scrolled). If so, the line may be found in the line buffer as in Line Delete.

0Ah

Registers Saved:

None

Errors Returned:

None

Set Direct CRT Cursor

Entry Point:

F02DH

Function(s):

Store the address passed in registers HL for use in successive calls to Direct CRT Display.

Arguments:

(HL) = CRT RAM address

Value(s) Returned:

None

Registers Saved:

None

Errors Returned:

None

Direct CRT Display

Entry Point: F030H
Function(s): Store the character in C in the CRT RAM at the Direct Cursor location. The normal cursor is unaffected. The direct cursor address is incremented, however line/screen overflow is not processed.
Arguments: (C) = character to display
(HL) = CRT RAM address
Value(s) Returned: None
Registers Saved: None
Errors Returned: None

CRT Memory Block Move

Entry Point: F033H
Function(s): This entry point moves a memory block to/from or within the alternate memory bank. It functions like the Z80-A LDIR instruction except that it also takes care of switching memory banks. When data is transferred between Bank 0 and Bank 1, source data is first moved to the internal line buffer, then the memory bank is switched and the data saved in the internal buffer is transferred to its destination. This sequence of operations is repeated until all source data has been transferred. When data is transferred within the CRT RAM, there is no internal buffering performed.
Arguments: (HL) = source address
(DE) = destination address
(BC) = number of bytes to move
(A) = type of move
= 0 if move CRT RAM to CRT RAM
< 0 if move system RAM to CRT RAM (i.e., A = FFH)
> 0 if move CRT RAM to System RAM (i.e., A = 1)
Value(s) Returned: HL, DE, BC updated as in LDIR instruction
Registers Saved: None
Errors Returned: None

Execute Physical Driver

This entry point is the heart of the disk system. Upon entry, register HL must point to a nine-byte block of memory called the Physical Driver Request Block (PDRB) which must be formatted as shown below:

00:	db	command	;FF = Select ;00 = Write ;01 = Read
01:	ds	1	;for system use
02:	db	Ldrive	;Logical Drive for request (00 - 0F)
03:	dw	Track	;Track number for request
05:	dw	Sector	;Sector number for request
07:	dw	Address	;Address of sector buffer for request

The byte holding the Logical Drive (HL + 02) is used to select the appropriate physical disk driver by indexing into the Select Table to obtain the driver unit as well as the driver entry point address. Byte (HL + 01) is filled with the physical unit number for this physical driver, then control is passed directly to the physical disk driver.

User-written disk drivers may be linked into the Select Table if these drivers conform to the virtual interface described. The following command values (HL + 00) must be supported by any user generated physical driver.

Entry Point:	F02AH
Function(s):	FF - Select Media Format - This command causes the disk driver to identify the media in the physical unit. Registers HL return pointing to a CP/M-compatible Disk Parameter Header if the media was successfully identified. Otherwise HL contains zero. This command may cause several disk accesses because it must determine the disk's density and the number of sides. Therefore, it should not be issued repeatedly, or system performance may be affected. Xerox's CP/M

issues this command whenever a disk drive is 'logged in'.

00 -- Write Sector - This command causes the physical sector identified by bytes 03 through 06 of the PDRB to be written from the buffer addressed by bytes 07 and 08. The acceptable values for Track and Sector vary with different physical disk drivers.

01 -- Read Sector - This command causes the physical sector identified by bytes 03 through 06 of the PDRB to be read into the buffer addressed by bytes 07 and 08. The acceptable values for Track and Sector vary with different physical disk drivers.

Note: On read/write sector requests, the first physical sector number on double density floppies is actually 1; however, the PDRB must request sector 0 for the first physical sector. The second physical sector can be accessed with a request for sector 1, etc. Single density floppies access physical sector 1 by requesting sector 1.

Arguments:

HL = address of Physical Driver Request Block (PDRB)

Value(s) Returned:

If SELECT command: HL = address of a CP/M-compatible Disk Parameter Header if the media was successfully identified

HL = 0 otherwise

If READ or

WRITE command: (A) = 00 if no error

(A) = FF if error

Registers Saved:

None

Printer Overview

The Monitor printer entries SIOST, SIOIN, SIOOUT, and SIORDY are those functions which check status and provide for input and output for SIO Channel B, a serial printer. Printer protocols are processed only by the SIO Channel B entries.

SIO-B Input Ready Status

Entry Point: F012H
Function(s): Get SIO Channel B input ready status.
Arguments: None
Value(s) Returned: (A) = 00 if no data available
(A) = FF if data available
Registers Saved: All except AF
Errors Returned: None

SIO-B Input Data

Entry Point: F015H
Function(s): Get SIO Channel B input character. If an input character is not ready, IDLE is called repeatedly until one is ready.
Arguments: None
Value(s) Returned: (A) = character
Registers Saved: All except AF
Errors Returned: None

SIO-B Output Data

Entry Point: F018H
Function(s): Wait until the SIO Channel B transmitter is ready (by calling SIORDY), then transmit the character in (A). IDLE is called while the transmitter is not ready.
Arguments: (A) = character to transmit
Value(s) Returned: None
Registers Saved: None
Errors Returned: None

SIO-B Output Ready Status

Entry Point: F03FH

Function(s): Determine if the device connected to SIO Channel B is ready to receive data. SIORDY supports the configured printer protocol and the DC1/DC3 (XON/XOFF) sequence.

Arguments: None

Value(s) Returned: (A) = 00 if not ready
(A) = FF if ready

Registers Saved: All except AF

Errors Returned: None

Communications Overview

Monitor entries for status and input/output are also provided for SIO Channel A, which is generally used as a communications port. These entries are COMINS, COMINP, COMOUT, AND COMOTS.

Communications Input Ready Status

Entry Point: F05AH
Function(s): Get the SIO Channel A input ready status.
Arguments: None
Value(s) Returned: (A) = 00 if not ready
(A) = FF if ready
Registers Saved: All except AF
Errors Returned: None

Communications Input Data

Entry Point: F05DH
Function(s): Input character from SIO Channel A.
Arguments: None
Value(s) Returned: (A) = character
Registers Saved: None
Errors Returned: None

Communications Output Status

Entry Point: F060H
Function(s): Determine if the SIO Channel A transmitter is ready to accept data.
Arguments: None
Value(s) Returned: (A) = 00 if ready
Registers Saved: All except AF
Errors Returned: None

Note: IDLE is not called by the Channel A drivers. Therefore, these entries may be called by a user-written IDLE procedure. In this manner, you may drive Channel A while other I/O (disk, printer, etc.) is pending.

Keyboard Overview

The Monitor keyboard entries, KBDST and KBDIN, provide for keyboard status and input. A 16 (decimal) key type-ahead FIFO is maintained for the keyboard on an Etch 2 CPU.

Keyboard Status

Entry Point: F006H
Function(s): Determine if a keystroke is available.
Arguments: None
Value(s) Returned: (A) = 00 if no character available
(A) = FF if character available
Registers Saved: All except AF
Errors Returned: None

Keyboard Input

Entry Point: F009H
Function(s): Wait for keyboard input data. IDLE is called while input is not available.
Arguments: None
Value(s) Returned: (A) = character
Registers Saved: All except AF
Errors Returned: None

IOBYTE Directed I/O

The IOBYTE function allows for physical-to-logical device mapping. This mapping capability provides flexibility and device isolation for the user. If IOBYTE-directed I/O is used, a program does not have to know which devices are currently active; the Operating System will perform the logical-to-physical I/O mapping.

The mapping is based on the contents of IOBYTE, location 0003, which defines the assignment of devices to the CONSOLE, READER, PUNCH, and LIST devices. Monitor entries IOCONS, IOCONI, and IOCONO provide for status of and input/output to the CONSOLE device. IOLIST and IOLSTS provide for status of and output to the LIST device. In addition, the BIOS has entries PUNCH and READER to access the Communications Channel.

Console Status through IOBYTE

Entry Point: F04BH
Function(s): Get status of the assigned CONSOLE device by dispatching request based upon the current (bit) values of IOBYTE as follows:
00 - Comins
01 - Kbdst
10 - Siost
11 - Siost

Arguments: None
Value(s) Returned: (A) = 00 if not ready
(A) = FF if ready
Registers Saved: None
Errors Returned: None

Console Input through IOBYTE

Entry Point: F04EH
Function(s): Get input from the assigned CONSOLE device by dispatching request based upon the current (bit) values of IOBYTE as follows:
00 - Cominp
01 - Kbdin
10 - Sioin
11 - Sioin

Arguments: None

Value(s) Returned: (A) = character
Registers Saved: None
Errors Returned: None

Console Output through IOBYTE

Entry Point: F051H
Function(s): Send output to the assigned CONSOLE device by dispatching request based upon the current (bit) values of IOBYTE as follows:
00 - Comout
01 - Fastcrt
10 - Sioout
11 - Comout

Arguments: (C) = character to transmit
Value(s) Returned: None
Registers Saved: None
Errors Returned: None

Printer Output through IOBYTE

Entry Point: F054H
Function(s): Send output to the assigned LIST device by dispatching request based upon the current (bit) values of IOBYTE as follows:
00 - Comout
01 - Fastcrt
10 - Sioout
11 - Pioout (parallel printer)

Arguments: (C) = character to transmit
Value(s) Returned: None
Registers Saved: None
Errors Returned: None

Printer Status through IOBYTE

Entry Point: F057H
Function(s): Get status of the assigned LIST device by
dispatching request based upon the current
(bit) values of IOBYTE as follows:
00 - Comots
01 - Return ready
10 - Siordy
11 - Piesto (parallel printer)

Arguments: None
Value(s) Returned: (A) = 00 if not ready
(A) = FF if ready
Registers Saved: All except AF
Errors Returned: None

Programmable Functions

The following are system exit points. They are provided to allow application-specific activities on a 1-second interrupt, when an I/O request is pending or when a soft disk error occurs.

In order for the ROSR Monitor to call these functions, the address of your routine must be patched into the appropriate Monitor vector table entry. A vector table entry is in the following format (LSB/MSB means Least/Most Significant Byte of address):

Byte 1	Byte 2	Byte 3
Jump Instruction	LSB	MSB

For example, a jump to location F048H would look like:

Byte 1	Byte 2	Byte 3
C3	48	F0

The application must first retrieve and save the address portion of the appropriate vector table entry. (The saved address must be restored when the application terminates.) After the vector table contents are saved, the application must store the address of its programmed function into the vector table entry (overwriting the previous contents). You must be careful to replace only the address portion of the jump instruction and to put the address bytes in the proper order.

A sample code sequence for patching (using Z80-A assembly language):

Example

```
.z80
Secvec equ 0f048h ;accessible 1-second interrupt vector
Commrn equ 0c000h ;start of common memory
Syspio equ 1ch ;system pio data
Banksw equ 7 ;bank switch bit

aseg
org 100h

;-- Initialization
;
Start: ld hl,(6) ;get highest available address under bdos
ld de,usrrou + usrsiz
or a
sbc hl,de ;if end of driver > highest available address
jp c,erext ;then exit with error message
ld hl,usrst ;if there is enough space, move user's routine
ld de,commrn ;to common memory.
ld bc,usrsiz
ldir
call swap ;swap clock vector with value at swpvec

;-- Now the accessible 1-second interrupt has been changed
; to jump to the routine contained in the application program.
; The remainder of the application program would be here branching
; to the exit routine when it is time to go back to the operating
; system.
;

;*****
; *
; * Your Program goes here *
; *
;*****

;-- On exit, swap clock vector again to restore original value.
;
Exit: call swap ;swap vectors back
jp 0 ;return to operating system
```

```

Erxt:  ld    de,errmsg    ;give error message
      ld    c,9          ;print string function
      call 5
      jp   0

```

```

Uusrst equ  $

```

```

.phase commrm

```

```

;-- This routine is executed as part of the 1-second interrupt
; service routine. It is possible for the CRT bank to be
; enabled; this routine forces the RAM bank to be selected.
; Also, because this is executed as part of an interrupt service
; routine, the interrupts do not need to be disabled during bank
; switching.
;

```

```

Uusrout: in    a,(syspio)    ;read current value of system port
        push af            ;& save current value away
        res  banksw,a      ;force bank switch to ram bank
        out  (syspio),a
        ld   hl,(clkval)   ;get current value of clkval
        inc  hl            ;increment & save new value
        ld   hl,(clkval),hl
        ld   hl,(swpvec)   ;hl = previous address of clock vector
        pop  af            ;get previous value of system port
        out  (syspio),a    ;& restore it
        jp   (hl)         ;instead of returning so clock routines can
                          ;be chained

```

```

.dephase

```

```

Uusrsiz equ  $-usrst

```

```

;-- Swap address at location Swpvec with address in jump vector
;

```

```

Swap:  ld    hl,secvec + 1    ;point hl to one second vector
      ld    bc,(swpvec)     ;bc = address new value for clock vector
      di                    ;disable interrupts while changing vector
      ld    e,(hl)
      ld    (hl),c
      inc  hl
      ld    d,(hl)

```

```

ld      (hl),b      ;Clock vector = users Clock routine
ld      (swpvec),de ;Save original vector for exit
ei      ;interrupts ok now
ret

Clkval: dw      0      ;Flag to be checked by program
Swpvec: defw    usrrou ;Save system's 1-second vector here for exit

Ermsg:  db      'Not enough Space in common memory for program$'

end

```

Accessible 1-second interrupt

Entry Point:	F048H
Function(s):	This exit point is called by the real time clock interrupt service routine once each second. This user-programmed function <u>must</u> follow the rules of interrupt service processing. Only registers HL and AF may be used. Any other registers must be saved/restored on the five level stack provided. The address of your 1-second interrupt processing routine must be patched at F049-F04A. Your routine should terminate with a jump to the address that was in this vector table entry (F049-F04A) prior to patching. Currently, this function simply returns.
Arguments:	HL = 16-bit seconds counter
Value(s) Returned:	N/A
Registers Saved:	The service routine must preserve all registers
Errors Returned:	N/A

Processing While I/O Pending

Entry Point:	F066H
Function(s):	This exit point is called by SIOIN, SIOOUT, KBDIN, and by the WD1797 and SA1403 disk drivers when an I/O request cannot be satisfied because the device is busy or not ready. It provides the capability of performing other activities while waiting for I/O. This entry must function as an interrupt service routine. That is, it must: switch to a local stack (<u>no</u> system stack space may be used), save ALL modified registers (including flag register), perform its function, restore all saved registers, and enable interrupts. The address of the idle processing routine must be patched at F067- F068. (When complete, the idle processing routine should jump to the contents of the vector table entry, F067-F068, prior to patching. This has effect of chaining all idle processors together and ensures that

each one has an opportunity to execute.) The original contents of this vector should be restored when the application completes. Currently this function simply returns.

Arguments:	N/A
Value(s) Returned:	N/A
Registers Saved:	You must save all registers
Errors Returned:	N/A

Soft Error Recording

Entry Point:

F069H

Function(s):

This exit point is called by the WD1797 and SA1403 disk drivers when a soft error occurs. It provides you with the opportunity to record and/or process occurrences of soft errors. The address of your soft error processing routine must be patched at F06A-F06B.

The address of the idle processing routine must be patched at F067- F068. (When complete, the idle processing routine should jump to the contents of the vector table entry, F067-F068, prior to patching. This has the effect of chaining all idle processors together and ensures that each one has an opportunity to execute.)

The original contents of this vector must be restored when the application completes. Currently this entry returns a non-zero condition.

Arguments:

For **WD1797**:

HL = address of Physical Driver Request Block (for Xqdvr)

(B) = current retry down counter

For **SA1403**:

HL = address of Physical Driver Request Block (for Xqdvr) command block + 1

(B) = current retry down counter

Value(s) to be Returned by You:

(B) = number of retries desired

If (B) = 1 (no more retries)

(A) = 00 and Z(ero) Flag Set
no error returned to CP/M
= FF and Z(ero) Flag Reset
error returned to CP/M

Currently, (B) is unchanged

(A) = FF and Z(ero) Flag is Reset

Registers Saved:

All except AF

Errors Returned:

None

Miscellaneous Functions

Other Monitor entries are COLD which provides a software reset and WARM which is an exit point from the system. GETSEL will return the address of the logical-to-physical disk mapping table. DAYTIM returns the address of the timer variables. CONFIG returns the system configuration. SSP will initiate a screen print.

Cold Start

Entry Point: F000H
Function(s): This entry point may be called at any time to cause a Software Reset. The system is reloaded from ROM and all I/O devices are re-initialized.
Arguments: None
Value(s) Returned: None
Registers Saved: SP, HL, (SP) are saved at FFEO in RAM
Errors Returned: No Return

Warm Start

Entry Point: F003H
Function(s): This system exit point is called by the keyboard interrupt service routine when <CTRL> + <ESC> is touched. When executing the power-on commands, (Typewriter, Host Terminal, etc.), this exit point is set to the address of the Command Processor Line Scanner. Thus, <CTRL> + <ESC> is used to exit the various command processors. When the L(oad) command enters the boot loader, it directs the exit point to the Cold Start entry point. This causes <CTRL> + <ESC> to act similar to pressing the RESET button. You may load the address of your own software-abort routine into locations F004-F005. This routine must be located in the upper 16k of RAM (above C000). Only the HL, BC, and AF registers are available for use if the routine RETURNS to the keyboard interrupt driver. Any other registers used must be saved. Only five levels of stack space are available. All

rules of interrupt service processing must be followed. For example, no calls may be made to the system I/O drivers. Typically, a routine will set an abort flag that is monitored by the application and then exit with a return instruction. When the application sees the flag set, it should proceed with its own abort sequence.

To disable this function, simply patch a return instruction at location F003 (overwriting the jump operation code). The original contents of this vector should be restored when your application completes.

Arguments:	N/A
Value(s) Returned:	N/A
Registers Saved:	N/A
Errors Returned:	N/A

Get Disk Map Table Address

Entry Point:	F036H
--------------	-------

Function(s):	The address of the Logical to Physical disk mapping table (see Appendix C) is returned in registers HL. If register H is non-zero on entry, the table address is stored in the two-byte variable pointed to by HL. This allows easy access by high level programming languages. The table consists of two sections. The first section contains sixteen two byte entries - one for each logical CP/M drive. The first byte of each pair indicates which physical disk driver to activate for an I/O request; the second byte specifies which physical unit within that physical driver to access. These byte pairs may be carefully rearranged with other byte pairs in the table. They may even be removed or overwritten, but they must not be duplicated elsewhere in the table. The second part of the table holds the addresses of eight physical disk driver entry points. By convention, driver number 0 always returns an error. It is used to force Select Errors on undefined logical drives.
--------------	--

Driver number 1 controls all of the standard disk systems. Additional virtual disk drivers linked into this table, with appropriate values in the first section, may be accessed through the normal CP/M disk I/O facilities.

Arguments:

H = 0

- OR -

HL = address of integer variable where the disk map table address will be stored

Value(s) Returned:

HL = address of the disk map table

If the H register was non-zero on entry, the address of the disk map table will also have been stored in the address contained in HL on entry to GETSEL.

Registers Saved:

None

Errors Returned:

None

Get Address of Time-of-Day Variables

Entry Point: F039H

Function(s): This entry is used to gain access to the timer variables maintained by the system. As in GETSEL, if register H is non-zero on entry, it is used as the address of an integer variable in which to store the result. In any case, HL holds the timer address on exit. The return address points into the following structure (numbers are decimal):

Milsec:	ds	2	;Location incremented by CTC1
			; interrupt (if enabled)
		ds	2 ;(unused)
Ticker:	ds	2	;Increments once per second
Steprt:	ds	1	;WD1797 step rate
Motor:	ds	1	;Disk Motor/Select timeout (1Hz)
HL → Day:	ds	1	;01-31
Month:	ds	1	;01-12
Year:	ds	1	;80-99
Hour:	ds	1	;00-23
Minute:	ds	1	;00-59
Second:	ds	1	;00-59
Linbuf:	ds	80	;Line buffer referred to in
			; FASTCRT and CRTLDIR

Arguments: H = 0

- OR -

HL = address of integer variable where the address of the time of day variables will be stored

Value(s) Returned: HL = address of the time of day variables
If the H register was non-zero on entry, the address of the time of day variables will also have been stored in the addressed contained in HL on entry to DAYTIM.

Registers Saved: None

Errors Returned: None

Get Configuration Status

Entry Point: F03CH

Function(s): This entry point returns current configuration. This function should be used to get the system Revision level and status information such as: what kind of disk system is present, the current keyboard mask state, or other variable information concerning the 820-II or 16/8. Only four status bits are currently defined (all zero bits are reserved for system use), but more may be added in later releases.

Arguments: H = 0

-OR-

HL = address of integer variable where the address of the configuration status will be stored

Value(s) Returned: H = $dvvvvvv$ (Revision level)*100 - 400
d = 1 means CP/M-86 is loaded
= 0 means CP/M-86 is not loaded

For example: $vvvvvv$ is ROM Version # -400; i.e., 4.03 ROM returns the value 3 in bits 0-6

Monitor level 4.03 (H) = $(4.03)*100 - 400 = 3$

L = $kddfL000$ where:

k = 0 7-bit keyboard data

= 1 8-bit keyboard data

dd = 00 Rigid disk not present

= 10 8" 8-megabyte rigid disk present

f = 0 8" floppies present

= 1 5 $\frac{1}{4}$ " floppies present

L = 1 Low Profile keyboard present

= 0 ASCII keyboard present

H = (revision level)*100 - 400

L = configuration status

If the H register was non-zero on entry, the configuration status will also have been stored in the address contained in HL on entry to CONFIG.

Registers Saved: None

Errors Returned: None

Start Screen Print

Entry Point:	F045H
Function(s):	This entry point initiates background screen print. Don't change the screen during printing or the printout won't be what you expect.
Arguments:	None
Value(s) Returned:	None
Registers Saved:	None
Errors Returned:	None

Documented System Storage and Structures

The documented system variables and structures include keyboard FIFO, available memory pointers, disk mapping and driver selection tables, disk command block and timer and clock variables. A listing of each of these variables and structures is provided in Appendix C.

SYSTEM DISPLAY

Modes of Operation

The display has two modes of operation, Display Character Mode and Graphics Mode.

The CPU Board is equipped with a CRT display controller for use with a video monitor as the system console output device. The refresh memory for the CRT is bank-switchable from the system's 64k byte memory space and includes a hardware address translation circuit for high speed scrolling. The Character Mode contains an output driver routine for the CRT that emulates the characteristics of a typical stand-alone video terminal. All character codes between 00 and 7F hex are directly displayable on the screen. Each character is formed in a 5x8 dot matrix. When the most significant bit of the character is set to "1", the attribute function is turned ON. One of three attributes may be chosen: Blink, Low Intensity, or Inverse Video. Only one attribute can be displayed at a time, and only those characters with the most significant bit set will show the selected attribute.

To display an up arrow (09h) with an attribute, output a 09h character using the CP/M function "Direct I/O" #6. A low-intensity up arrow (89h) is displayed like all the other codes described above.

For more information on the CRT, see pages 15 to 17.

Text Character set

		LEAST SIGNIFICANT DIGIT															
HEX ↑		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
MOST SIGNIFICANT DIGIT ↓	0	□	□	■	●	5	6	7	:	+	+	+	+	+	+	0	+
	1	0	2	o	-	+		+	u	↓		↓	↓	0	4	4	0
	2		i	"	#	\$	%	&	'	()	*	+	,	-	.	/
	3	0	1	2	3	4	5	6	7	8	9	:	:	<	=	>	?
	4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
	5	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_
	6	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
	7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	À

Graphics Character Set

		LEAST SIGNIFICANT DIGIT															
HEX		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
MOST SIGNIFICANT DIGIT	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																

Programming Considerations

Display Character Mode

New characters are stored on the screen at the locations occupied by the cursor. The cursor is then moved one space to the right. If the cursor is positioned at a screen location occupied by a non-blinking character, the presence of the cursor will be indicated by making the overlaid character blink. If a line feed (0Ah = LF) is output when the cursor is on the bottom line of the screen, the entire display is scrolled up one line and a new blank line is created on the bottom. If the displayed character is output when the cursor is in the right-most column of the screen, an automatic carriage return and line feed are generated.

All characters codes between 20h and 7Fh are directly displayable on the screen. All character codes between 00h and 1Fh are interpreted as control characters. The video display may be controlled by these control codes and escape sequences to perform screen manipulations.

Display Manipulation through CTRL codes

CONTROL SEQUENCES

<u>Code</u> (hex)	<u>Function</u>
05	Set cursor character as next character
06	Restore previous attribute mode
07	Bell
08	Backspace or cursor left
09	Horizontal tab
0A	Line feed or cursor down
0B	Cursor up
0C	Cursor right
0D	Carriage return
11	Clear to end of screen
18	Clear to end of line
1A	Clear screen and home cursor
1B	Escape
1E	Home
1F	Display next character direct

DISPLAY CODE DESCRIPTION

The display control codes of the 820-II and 16/8 PCs are downwardly compatible with the original 820 with several advanced editing features added. The following summarizes the effect of each of the display codes.

CONTROL CODES

05h	Set cursor character. After receiving this code, the next character is interpreted as the code to be used as the cursor. Only codes between 0 and 20 hex will be accepted. The normal cursor code is 02h. The "space" character (20h) is a special case used to eliminate the display of a cursor. This is useful for displaying a screen without a large, visibly-moving cursor for special effects.
06h	Restore previous attribute mode. Whenever the attribute mode is changed, the previous mode is remembered. In this way, a program can set its own attributes for unique display requirements, and then restore the mode that was in effect before the program was run. Since the user may set a default attribute mode with CP/M's CONFIGUR program, it is desirable to restore the default mode after it has been temporarily changed.
07h	Bell. This code will sound a short tone to alert the operator.
08h	Backspace or cursor left. Moves the cursor one column position to the left without altering the character under the cursor.
09h	Horizontal tab. Moves the cursor to the next tab stop. Tabs are pre-set for every eighth column.
0Ah	Line feed or cursor down. Moves the cursor down one row without affecting the current column position.
0Bh	Cursor up. Moves the cursor up one row without affecting the current column position.
0Ch	Cursor right. Moves the cursor one column position to the right without altering the character under the cursor.

0Dh	Carriage return. Returns the cursor to the first column position of the current row.
11h	Clear to the end of the screen. Changes all characters to spaces beginning with the current cursor position to the end of the screen. The position of the cursor remains unchanged. Characters before the cursor remain unchanged.
18h	Clear to the end of line. Changes all characters from the current cursor position to the end of the current line to spaces. The cursor position is unchanged. Characters before the cursor are unchanged.
1Ah	Clear screen and home cursor. Clears the entire screen and places the cursor in the home position (column 0, row 0).
1Bh	Escape. The first character of an escape sequence. These sequences are explained on this page and the next.
1Eh	Home Cursor. Moves the cursor to the home position (column 0, row 0) without otherwise affecting the screen display.
1Fh	Display next character direct. After receiving this code, the next character is displayed directly on the screen without interpreting it as a special display function code. This code is usually used to display control characters that are not normally displayed by the ROSR.

Display Manipulation through ESC codes

Listed below is a summary table of the multi-character sequences used to manipulate the display. Each sequence's effect is more fully described in the text following the table. Note that all of these sequences are all preceded by the escape character 1Bh.

ESCAPE SEQUENCES

<u><ESC></u>	<u>Function</u>
followed by	
28h	Disable attribute display
29h	Enable attribute display
2Ah	Clear screen
30h	Pass 7-bit keyboard data
31h	Pass 8-bit keyboard data
34h	Set blink attribute mode
35h	Set graphics attribute mode
36h	Set blink attribute mode
37h	Set inverse video attribute mode
38h	Set low intensity attribute mode
3Dh	XY cursor position lead-in
45h	Line insert
51h	Character insert
52h	Line delete
57h	Character delete

- 28h** **Disable attribute display.** Will cause all succeeding characters displayed on the screen to unconditionally have the upper bit reset, so that the selected attribute mode will not be displayed. Display will continue in this mode until changed by the <ESC> 29h sequence code.
- 29h** **Enable attribute display.** Setting this mode will cause all following characters displayed on the screen to unconditionally have the upper bit set, thereby causing the selected attribute mode to be displayed. This mode will continue in effect until the <ESC> 28h code disables it.

- 2Ah** **Clear screen.** This function clears the screen to spaces with the cursor at the home position.
- 30h** **Pass only 7 bits of data from the keyboard.** This is the default setting at power-on (or reset), and is compatible with the 820. This mode of operation does not allow many of the unique codes generated by the keyboard to be used by applications software. A corollary effect is also automatically engaged in the 7-bit mode. Only 7 bits of data will be passed to the video display screen. ASCII characters with the upper bit set will normally cause one of the four attributes to be displayed (blink, lowlight, inverse video, or graphics characters). The <ESC> 30h code prevents this sometimes undesired feature.
- 31h** **Pass the upper bit of data from the keyboard.** Using the <CTRL> key along with certain keys will set the upper (eighth) bit of that key, allowing these codes to be processed as special function keys by applications programs. The following 30 keys produce unique codes.

Ctrl + Key	Numeric Pad (hex)	
0	B0	
1	B1	
2	B2	
3	B2	
4	B4	
5	B5	
6	B6	
7	B7	
8	B8	
9	B9	
period	AE	
plus sign	AB	
minus sign	AD	
up arrow	81	
down arrow	82	
right arrow	83	
left arrow	84	
line feed	8A	
DEL	FF	Reserved

Ctrl + Key	Main Keyboard (hex)	
1	91	
2	92	
3	93	
4	94	
5	95	
6	96	
7	97	
8	98	
9	99	
=	9A	
backspace	88	Reserved
tab	89	
return	8D	Reserved

- 34h or 36h** **Set blinking attribute mode.** This code will not actually begin displaying blinking characters on the screen.
Note: All the "set attribute mode" code sequences work in the same manner. An <ESC> 29h sequence is used to enable the display of the attribute characters, or storing characters on the screen with the upper bit set, as described above. Thus, any of the different attribute modes can be selected without affecting the screen display as long as there are NO characters on the screen with the upper bit set. If there ARE characters displayed on the screen with upper bit set, changing attribute modes will cause an IMMEDIATE change in the way the upper bit characters are displayed, depending on the attribute mode selected.
- 35h** **Set graphic character attribute mode.** See Note: above.
- 37h** **Set inverse video attribute mode.** See Note: above.
- 38h** **Set low intensity attribute mode.** See Note: above.
 It should be noted that low intensity is the default attribute mode. The CP/M CONFIGUR program allows you to select your own default attribute mode.
- 3Dh** **Position the cursor to the location indicated by the following two row and column codes.** The "home" position is designated as row 0, column 0. An offset of 20

hex must be added to the X and Y position codes. The positioning formula is:

$$\text{ESC} = (\text{X} + 20\text{h}) (\text{Y} + 20\text{h})$$

where legal X (row) values are between 0 and 23 and legal Y (column) values are between 0 and 79.

- 45h** **Line insert.** Will move the entire line on which the cursor resides down one line, filling the cursor line with spaces, and causing the line on the bottom of the screen to disappear. (It is actually moved to the internal command line buffer for the monitor so that applications programs wishing to preserve the bottom line are able to do so.) The actual position of the cursor will not change.
- 51h** **Character insert.** Will insert a space at the current cursor position, causing the character under the cursor and all characters after the cursor to be shifted one position to the right. The last character on the line will disappear. The cursor position will remain unchanged and the character under the cursor will be the inserted space. No other lines will be affected. The character that was "lost" at the end of the line will actually be placed into the A register and the HL register will be pointing to the current cursor position upon return from the Fast CRT jump vector entry point (0F00Fh) so that applications programs can preserve this character.
- 52h** **Line delete.** Similar to the line insert function except that the line on which the cursor resides will be deleted from the screen (and moved to the line buffer as described above), and all lines below it will be moved up one line. The position of the cursor will be unchanged.
- 57h** **Character delete.** This function will delete the character under the cursor and cause all characters to the right of the cursor to move one position to the left. The last character position of the line will be replaced by a space. The cursor position will be unchanged and the character under the cursor will now be the character that was to the immediate right of the cursor before the character delete operation. The deleted character will be placed into the A register and the HL register will be pointing to the current cursor position upon return from the Fast CRT jump vector entry point (0F00Fh) so that applications programs can preserve this character.

- 54h** **Clear to End of Line.** Changes all characters from the current cursor position to the end of the current line to spaces. The cursor position is unchanged. Characters before the cursor position are unchanged.
- 59h** **Clear to End of Screen.** Changes all characters to spaces beginning with the current cursor position to the end of the screen. The position of the cursor remains unchanged. Characters before the cursor position remain unchanged.

Notes

ASCII Keyboard

Main Key Array:	50 keys plus 3 modifier keys (Alpha Lock, Shift, and Control)
Numeric Key Pad:	20 keys to the right of the main array
Cursor Keys:	4 keys on numeric key pad
Interface	U.S. ASCII-Coded Parallel Interface
Engraving:	U.S. Standard ASCII Keycaps

The electronic keyboard uses a standard 96-character ASCII keyboard. A ten-key numeric pad is included for typing statistical material. Parallel output is standard. A list of the output codes (in hex) for the Unshifted, Shifted, and CTRL + sequences for this keyboard begins on page 198.

Auto-Repeat

When an auto-repeat key is pressed, the following will be generated:

- internal code output
- pause of 0.5 (\pm 0.1) seconds
- repeat code output at rate of 16 (\pm 1) characters per second
- code output terminates immediately upon release of key

Repeat Keys	Keystation
- (minus)	12
= (equal)	13
backspace	14
delete	15
return	50
line feed	51
up arrow	52
x	58
. (period)	65
/(slash)	66
left arrow	68
down arrow	69
right arrow	70
space bar	74

Function Key Priority

When more than one function key is pressed, the output will use the function key with the highest priority. The priority of the function keys in descending order is: Shift, CTRL, Lock, Unshifted.

Function Key Uses

The Shift function (keystations 56 and 57) causes production of shift-key-codes. Affected keystations are:

Key	Keystation	Key	Keystation
1	2	A	39
2	3	S	40
3	4	D	41
4	5	F	42
5	6	G	43
6	7	H	44
7	8	J	45
8	9	K	46
9	10	L	47
0	11	; (semi-colon)	48
-(minus)	12	' (apostrophe)	49
= (equal)	13		
		Z	57
Q	21	X	58
W	22	C	59
E	23	V	60
R	24	B	61
T	25	N	62
Y	26	M	63
U	27	, (comma)	64
I	28	. (period)	65
O	29	/ (slash)	66
P	30		
[31		
]	32		

Alpha Lock

The Alpha Lock key (keystation 38) mechanically locks in the down position when first pressed and releases when pressed a second time. The Alpha Lock key activates the Shift key function for the keystations listed below.

Key	Keystation	Key	Keystation
Q	21	F	42
W	22	G	43
E	23	H	44
R	24	J	45
T	25	K	46
Y	26	L	47
U	27	Z	57
I	28	X	58
O	29	C	59
P	30	V	60
A	39	B	61
S	40	N	62
D	41	M	63

CTRL

The CTRL key (keystations 73 and 75) allows almost every key on the board to have a second or third output code. The CTRL key is used in conjunction with the alphabetic keys as function keys and to access the complete set of ASCII codes.

The chart beginning on the next page lists the output codes in hex for the Unshifted, Shifted, and CTRL + sequences for the ASCII keyboard. Bolding indicates a Reserved key.

Key	#	Unshifted	Shifted	CTRL +
Help	01	1E	1E	9E
1	02	31	21	91
2	03	32	40	92
3	04	33	23	93
4	05	34	24	94
5	06	35	25	95
6	07	36	5E	96
7	08	37	26	97
8	09	38	2A	98
9	10	39	28	99
0	11	30	29	90
- (Minus)	12	2D	5F	1F
= (Equal)	13	3D	2B	9A
Backspace	14	08	08	88
Del	15	7F	7F	FF
- (Minus - pad)	16	2D	2D	AD
7 (pad)	17	37	37	B7
8 (pad)	18	38	38	B8
9 (pad)	19	39	39	B9
Tab	20	09	09	89
q	21	71	51	11
w	22	77	57	17
e	23	65	45	05
r	24	72	52	12
t	25	74	54	14
y	26	79	59	19
u	27	75	55	15
i	28	69	49	09
o	29	6F	4F	0F
p	30	70	50	10
[31	5B	7B	1B
]	32	5D	7D	1D
ESC	33	1B	1B	9B
+ (Plus - pad)	34	2B	2B	AB
4 (pad)	35	34	34	B4
5 (pad)	36	35	35	B5
6 (pad)	37	36	36	B6
Lock	38	---	---	---
a	39	61	41	01
s	40	73	53	13

Key	#	Unshifted	Shifted	CTRL +
d	41	64	44	04
f	42	66	46	06
g	43	67	47	07
h	44	68	48	08
j	45	6A	4A	0A
k	46	6B	4B	0B
l	47	6C	4C	0C
; (Semi Colon)	48	3B	3A	7E
' (Apostrophe)	49	27	22	60
Return	50	0D	0D	8D
Line Feed	51	0A	0A	8A
Up Arrow	52	81	81	01
1	53	31	31	B1
2	54	32	32	B2
3	55	33	33	B3
Left Shift	56	---	---	---
z	57	7A	5A	1A
x	58	78	58	18
c	59	63	43	03
v	60	76	56	16
b	61	62	42	02
n	62	6E	4E	0E
m	63	6D	4D	0D
. (Comma)	64	2C	3C	1C
. (Period)	65	2E	3E	7C
/ (Slash)	66	2F	3F	5C
Right Shift	67	---	---	---
Left Arrow	68	84	84	04
Down Arrow	69	82	82	02
Right Arrow	70	83	83	03
0	71	30	30	B0
. (Period - pad)	72	2E	2E	AE
Left CTRL	73	---	---	---
Space	74	20	20	00
Right CTRL	75	---	---	---

--- = Function key

Bolding = Reserved key

Low Profile Keyboard

Main Key Array:	50 keys plus 3 modifier keys (Alpha Lock, Shift, and Control)
Numeric Key Pad:	18 keys to the right of the main array
Function Keys	12 keys above main array key pad labelled F1 through F12
Cursor Keys:	5 keys to the right of the main array including Home key
Other Keys:	7 keys to the right of main array such as Help, Accept, Delete, etc.
Interface	U.S. ASCII-Coded Parallel Interface
Engraving:	U.S. Standard ASCII Keycaps

The electronic keyboard uses 97 key positions, follows the standard 96-character ASCII keyboard layout, and has one level of position-encoding. All keys generate their own unique position code on both the up and downstroke. Two bytes of data, command status and position, are output for each unique key motion. Parallel output is standard.

The standard output is two bytes of serial data. (A third byte will be used for mouse data.) Each byte is composed of a start bit, eight data bits, and a stop bit. The bytes are spaced 700 (± 150) microseconds apart. The first byte, or command status word, defines the status of the keyboard and the meaning of the data in the next byte. The second byte, or position word number one, defines the position of the key. If mouse data is present, this byte defines the X movement of the mouse. The third byte, or position word number two, defines the Y movement of the mouse. Note that the third byte is present only for mouse data.

Data Format

Command Status Word

Bit 0	Alpha Lock
Bit 1	Shift - Left or Right
Bit 2	Control - Left or Right
Bit 3	Mouse Data
Bit 4	-X if set; + X or 0 if not set
Bit 5	-Y if set; + Y or 0 if not set
Bit 6	Up/Downstroke (up = set)
Bit 7	Always Set (indicates command status word)

Data Format continued

Position Word Number One

Bit 0-6 XY position or mouse travel (ΔX Magnitude)

Bit 7 Never Set - Indicates Data Word

Position Word Number Two (Only if mouse data)

Bit 0-6 Mouse Travel (ΔY Magnitude)

Bit 7 Never Set - Indicates Data Word

Keyboard Handler

The 16/8 operating system comes standard with the ASCII keyboard handler. This handler is not compatible with the optional position-encoded Low Profile Keyboard. The position-encoded keyboard handler and translation tables are located in the fourth ROM. The 16/8 system, when booting, identifies the position-encoded keyboard by checking the presence of the fourth ROM. If detected, a subroutine call is made to the fourth ROM to move the position-encoded keyboard handler and translation tables to RAM.

The position-encoded keyboard handler inputs the keyboard command bytes and key-station codes. The command bytes identify the required action to be taken by the handler, and the valid keystation codes are used to index into the translation tables to recover the translated hexadecimal codes. The position-encoded handler returns the translated code to the ASCII keyboard handler to queue.

The keyboard handler has three keyboard translation tables. Each table consists of 102 decimal bytes. The tables are RAM resident, and define the unshifted, shifted, and control + sequence states. The output codes for these three states begin on the next page (bolding indicates a Reserved key). The position-encoded keyboard handler listing can be found in Appendix J.

The exception tables identify the repeat keys, inhibited keys, shift-lock status, additional alpha lock codes, and mouse status. The mouse interrupt handler translates the mouse movement into display coordinates. The repeat key interrupt handler provides the timing for the repeat key functions. The default keyboard table recovery restores the ROM keyboard tables to RAM. The ROM tables contain only the U.S. ASCII translation codes.

Key	#	Unshifted	Shifted	CTRL +
ESC	01	1B	1B	9B
1	02	31	21	91
2	03	32	40	92
3	04	33	23	93
4	05	34	24	94
5	06	35	25	95
6	07	36	5E	96
7	08	37	26	97
8	09	38	2A	98
9	10	39	28	99
0	11	30	29	90
- (Minus)	12	2D	5F	1F
= (Equal)	13	3D	2B	9A
Backspace	14	08	08	8B
Tab	15	09	09	89
q	16	71	51	11
w	17	77	57	17
e	18	65	45	05
r	19	72	52	12
t	20	74	54	14
y	21	79	59	19
u	22	75	55	15
i	23	69	49	09
o	24	6F	4F	0F
p	25	70	50	10
[26	5B	7B	1B
]	27	5D	7D	1D
Return	28	0D	0D	8D
Left CTRL	29	---	---	---
a	30	61	41	01
s	31	73	53	13
d	32	64	44	04
f	33	66	46	06
g	34	67	47	07
h	35	68	48	08
j	36	6A	4A	0A
k	37	6B	4B	0B
l	38	6C	4C	0C
; (Semi Colon)	39	3B	3A	7E

Key	#	Unshifted	Shifted	CTRL +
' (Apostrophe)	40	27	22	60
Line Feed	41	0A	0A	8A
Left Shift	42	---	---	---
. (Period 10-key)	43	2E	2E	AE
z	44	7A	5A	1A
x	45	78	58	18
c	46	63	43	03
v	47	76	56	16
b	48	62	42	02
n	49	6E	4E	0E
m	50	6D	4D	0D
. (Comma)	51	2C	3C	1C
. (Period)	52	2E	3E	7C
/(Slash)	53	2F	3F	5C
Right Shift	54	---	---	---
Help	55	1E	1E	9E
Right CTRL	56	---	---	---
Space	57	20	20	00
Lock	58	---	---	---
F1	59	F1	F1	D1
F2	60	F2	F2	D2
F3	61	F3	F3	D3
F4	62	F4	F4	D4
F5	63	F5	F5	D5
F6	64	F6	F6	D6
F7	65	F7	F7	D7
F8	66	F8	F8	D8
F9	67	F9	F9	D9
F10	68	FA	FA	DA
F11	69	FB	FB	DB
F12	70	FC	FC	DC
7	71	37	37	B7
8	72	38	38	B8
9	73	39	39	B9
, (Comma)	74	2C	2C	AC
4	75	34	34	B4
5	76	35	35	B5

Key	#	Unshifted	Shifted	CTRL +
6	77	36	36	B6
Enter	78	0D	0D	3D
1	79	31	31	B1
2	80	32	32	B2
3	81	33	33	B3
0	82	30	30	B0
Next	83	E7	E7	C7
Down Arrow	84	82	82	02
Left Arrow	85	84	84	04
Right Arrow	86	83	83	03
Home	87	80	80	1E
Up Arrow	88	81	81	01
Prev	89	E6	E6	C6
Accept	90	FD	FD	DD
Del	91	7F	7F	FF
+ (Plus)	92	2B	2B	AB
- (Minus)	93	2D	2D	AD
x (Multiply)	94	2A	2A	AA
÷ (Divide)	95	2F	2F	AF
Blank Key	96	F0	F0	D0
Undo	97	18	18	DE
Mouse:				
Switch 1	98	8E	8E	8E
Switch 2	99	8F	8F	8F

--- = Function key

Bolding = Reserved key

Note: Approximately 1,000 of the first-issued Low Profile keyboards will generate a unique code for the Enter key (10-key pad). These keyboards can be identified by reading the ROM sign-on message when you turn on the display. If your monitor displays a (V13) message you have one of the first 1,000 units and the Enter key output codes are BDh, BDh, and FEh. With (V16) and higher ROM levels, the Enter Key generates the codes listed above.

Auto-Repeat

When an auto-repeat key is pressed, the following will be generated:

- internal code output
- pause of 0.5 (\pm 0.1) seconds
- repeat code output at rate of 16 (\pm 1) characters per second
- code output terminates immediately upon release of key

Repeat Keys	Keystation
- (minus)	12
= (equal)	13
backspace	14
return	28
line feed	41
x	45
. (period)	52
/ (slash)	53
space bar	57
down arrow	84
left arrow	85
right arrow	86
up arrow	88
delete	91

Function Key Uses

The Shift function (keystations 42 and 54) causes production of shift-key-codes. Since every keystation is position-encoded, almost all keys output a unique hex code. For a complete list, refer to the Low Profile Keyboard Keystation chart beginning on page 202.

The Alpha Lock key (keystation 58) locks in the down position when first pressed (the red led light comes on), and releases when pressed again. The Alpha Lock key activates the Shift key function for the keystations listed in the chart on the next page.

Key	Keystation	Key	Keystation
Q	16	F	33
W	17	G	34
E	18	H	35
R	19	J	36
T	20	K	37
Y	21	L	38
U	22	Z	44
I	23	X	45
O	24	C	46
P	25	V	47
A	30	B	48
S	31	N	49
D	32	M	50

The CTRL keys (keystations 73 and 75) allow almost every key on the board to have a second or third output code. The CTRL keys are used in conjunction with the alphabetic keys as function keys and to allow access to the complete set of ASCII codes.

Disk Drive Specifications

SA400L (5¼" Single-sided floppy)

	Single Density	Double Density
Capacity		
Unformatted	125 k bytes	250 k bytes
Formatted	90 k bytes	168 k bytes
Usable	81 k bytes	155 k bytes
Transfer Rate	125 k bits/sec	250 k bits/sec
Latency (average)	100 Ms	100 Ms
Access Time		
Track to Track	20 Ms	20 Ms
Average	275 Ms	275 Ms
Settling Time	20 Ms	20 Ms
Rotational Speed	300 RPM	300 RPM
Recording Density	2768 BPI	5536 BPI
Flux Density	5536 FCI	5536 FCI
Track Density	48 TPI	48 TPI
Tracks	40	40
R/W Heads	1	1
Physical Sectors per track	18	17
Bytes per Sector	128	256
Encoding Method	FM	MFM

DC Voltage Requirements

- + 12 V dc \pm 5% @1.80A Maximum, 0.9A Typical
- + 5 V dc \pm 5% @0.70A Maximum, 0.5A Typical

Power Dissipation

- 13.3 Watts (45.3 BTU/Hr) Continuous (Typical)
- 7.3 Watts (24.9 BTU/Hr) Standby (Typical)

SA450 (5¼" Double-sided floppy)

	Single Density	Double Density
Capacity		
Unformatted	250 k bytes	508 k bytes
Formatted	180 k bytes	338 k bytes
Usable	172 k bytes	322 k bytes
Transfer Rate	125 k bits/sec	250 k bits/sec
Latency (average)	100 Ms	100 Ms
Access Time		
Track to Track	20 Ms	20 Ms
Average	275 Ms	275 Ms
Settling Time	15 Ms	15 Ms
Rotational Speed	300 RPM	300 RPM
Recording Density	2938 BPI	5876 BPI
Flux Density	5876 FCI	5876 FCI
Track Density	48 TPI	48 TPI
Tracks	40	40
R/W Heads	2	2
Physical Sectors per track	18	17
Bytes per Sector	128	256
Encoding Method	FM	MFM

DC Voltage Requirements

+ 12 V dc \pm 5% @1.80A Maximum

+ 5 V dc \pm 5% @0.70A Maximum

Power Dissipation

11.5 Watts (40 BTU/Hr) Continuous (Typical)

7.3 Watts (25 BTU/Hr) Standby (Typical)

SA800 (8" Single-sided floppy)

	Single Density	Double Density
Capacity		
Unformatted	400 k bytes	800 k bytes
Formatted	250 k bytes	497 k bytes
Usable	241 k bytes	482 k bytes
Transfer Rate	250 k bits/sec	500 k bits/sec
Latency (average)	83 Ms	83 Ms
Access Time		
Track to Track	8 Ms	8 Ms
Average	210 Ms	210 Ms
Settling Time	8 Ms	8 Ms
Head Load Time	35 Ms	35 Ms
Rotational Speed	360 RPM	360 RPM
Recording Density (inside track)	3268 BPI	6536 BPI
Flux Density	6536 FCI	6536 FCI
Track Density	48 TPI	48 TPI
Tracks	77	77
R/W Heads	1	1
Physical Sectors per track	26	26
Bytes per Sector	128	256
Encoding Method	FM	MFM

AC Power Requirements60 Hz \pm 0.5 Hz

115 V ac 85 to 127 V @ 0.4 A typical

DC Voltage Requirements+ 24 V dc \pm 5% 1.3 A typical+ 5 V dc \pm 5% 0.8 A typical- 5 V dc \pm 5% 0.5 A typical**Heat Dissipation = 274 BTU/hr typical (80 watts)**

SA850 (8" Double-sided floppy)

	Single Density	Double Density
Capacity		
Unformatted	800 k bytes	1.6 M bytes
Formatted	500 k bytes	1 M byte
Usable	490 k bytes	980 k bytes
Transfer Rate	250 k bits/sec	500 k bits/sec
Latency (average)	83 Ms	83 Ms
Access Time		
Track to Track	3 Ms	3 Ms
Average	91 Ms	91 Ms
Settling Time	15 Ms	15 Ms
Head Load Time	50 Ms	50 Ms
Rotational Speed	360 RPM	360 RPM
Recording Density (inside track)	3408 BPI	6816 BPI
Flux Density	6816 FCI	6816 FCI
Track Density	48 TPI	48 TPI
Cylinders	77	77
Tracks	154	154
R/W Heads	2	2
Physical Sectors per track	26	26
Bytes per Sector	128	256
Encoding Method	FM	MFM

AC Power Requirements60 Hz \pm 0.5 Hz

115 V ac 85 to 127 V @ 0.35 A Max

DC Voltage Requirements+ 24 V dc \pm 10% 1.0 A Max+ 5 V dc \pm 5% 1.1 A Max

Heat Dissipation = 200 BTU/hr typical (60 watts)

SA1004 (8" Rigid)

Capacity

Unformatted	10.67 M bytes
Formatted	8.4 M bytes
Usable	8.192 M bytes

Transfer Rate	4.34 M bits/sec
Latency (average)	9.6 Ms
Access Time	
Track to Track	1 Ms
Average	52 Ms
Maximum	132 Ms
Settling Time	18 Ms
Rotational Speed	3125 ± 3% RPM
Recording Density	6270 BPI
Flux Density	6270 FCI
Track Density	172 TPI
Tracks	1024
Cylinders	256
R/W Heads	4
Physical Sectors per track	32
Bytes per Sector	256



AC Power Requirements

60 Hz ± 0.5 Hz
115 V ac 90 to 127 V @ 1.1 A typical

DC Voltage Requirements

+ 24 V dc ± 2.4V 2.8A Typical 3.3A Maximum 1000mv ripple P-P
- 24 V dc ± 2.4V 2.8A Typical 3.3A Maximum 1000mv ripple P-P
+ 5 V dc ± 0.25V 2.0A Typical 2.5A Maximum 50mv ripple P-P
- 5 V dc ± 0.25V .20 A Typical .25A Maximum 50mv ripple P-P

Heat Dissipation = 321 BTU/hr typical (94 watts)



Floppy Disk Parameter Header (DPH)

When the physical disk driver is requested to identify the type of media presently installed in the disk drive, it returns the address of a CP/M 2.2-compatible disk parameter header in the HL register if the identification was successful. The first word (address) of this data structure is the address of the sector translate table. If the media is a single density disk there will be an address in the first field; if the media type is double density (or a rigid disk), the sector translate field of the disk parameter header will be 0000. This is because the sectors are physically skewed on the disk and the translate table is not necessary.

Single Density Logical/Physical Translate Tables

5 $\frac{1}{4}$ " Single density

1,6,11,16,3,8,13,18,5,10,15,2,7,12,17,4,9,14

8" Single density

1,7,13,19,25,5,11,17,23,3,9,15,21,2,8,14,20,26,6,12,18,24,4,10,16,22

The Disk Parameter Block (DPB)

The sixth address field in the disk parameter header (DPH) is the address for a disk parameter block to describe the physical disk. Listed below are the disk parameter blocks.

5 $\frac{1}{4}$ " Single-Sided Single Density

Sectors Per Track (SPT)	18
Block Shift Factor (BSH)	3
Max. Rec. # in blk (BLM)	7
Extent Mask (EXM)	0
Total Storage capacity (DSM)	82
Total # of directory entries (DRM)	31
Allocation mask (AL0)	80H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	8
Reserved tracks (OFF)	3

5 $\frac{1}{4}$ " Single-Sided Double Density

Sectors Per Track (SPT)	34
Block Shift Factor (BSH)	3
Max. Rec. # in blk (BLM)	7
Extent Mask (EXM)	0
Total Storage capacity (DSM)	156
Total # of directory entries (DRM)	63
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	16
Reserved tracks (OFF)	3

5¼" Double-Sided Single Density

Sectors Per Track (SPT)	18
Block Shift Factor (BSH)	3
Max. Rec. # in blk (BLM)	7
Extent Mask (EXM)	0
Total Storage capacity (DSM)	172
Total # of directory entries (DRM)	31
Allocation mask (AL0)	80H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	8
Reserved tracks (OFF)	3

5¼" Double-Sided Double Density

Sectors Per Track (SPT)	34
Block Shift Factor (BSH)	4
Max. Rec. # in blk (BLM)	15
Extent Mask (EXM)	1
Total Storage capacity (DSM)	162
Total # of directory entries (DRM)	63
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	16
Reserved tracks (OFF)	3

8" Single-Sided Single Density

Sectors Per Track (SPT)	26
Block Shift Factor (BSH)	3
Max. Rec. # in blk (BLM)	7
Extent Mask (EXM)	0
Total Storage capacity (DSM)	242
Total # of directory entries (DRM)	63
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	16
Reserved tracks (OFF)	2

8" Single-Sided Double Density

Sectors Per Track (SPT)	52
Block Shift Factor (BSH)	4
Max. Rec. # in blk (BLM)	15
Extent Mask (EXM)	1
Total Storage capacity (DSM)	242
Total # of directory entries (DRM)	127
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	32
Reserved tracks (OFF)	2

8" Double-Sided Single Density

Sectors Per Track (SPT)	26
Block Shift Factor (BSH)	4
Max. Rec. # in blk (BLM)	15
Extent Mask (EXM)	1
Total Storage capacity (DSM)	246
Total # of directory entries (DRM)	127
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	16
Reserved tracks (OFF)	2

8" Double-Sided Double Density

Sectors Per Track (SPT)	52
Block Shift Factor (BSH)	5
Max. Rec. # in blk (BLM)	31
Extent Mask (EXM)	3
Total Storage capacity (DSM)	246
Total # of directory entries (DRM)	127
Allocation mask (AL0)	C0H
Allocation mask (AL1)	0
Size of dir check vector (CKS)	32
Reserved tracks (OFF)	2

8" 8 Mb Rigid - Partition 1 - 4Mb

Sectors Per Track (SPT)	512
Block Shift Factor (BSH)	5
Max. Rec. # in blk (BLM)	31
Extent Mask (EXM)	1
Total Storage capacity (DSM)	3EFH
Total # of directory entries (DRM)	511
Allocation mask (AL0)	FFH
Allocation mask (AL1)	0
Size of dir check vector (CKS)	0
Reserved tracks (OFF)	1

8" 8 Mb Rigid - Partition 2 - 2Mb

Sectors Per Track (SPT)	512
Block Shift Factor (BSH)	5
Max. Rec. # in blk (BLM)	31
Extent Mask (EXM)	1
Total Storage capacity (DSM)	1EFH
Total # of directory entries (DRM)	511
Allocation mask (AL0)	FFH
Allocation mask (AL1)	0
Size of dir check vector (CKS)	0
Reserved tracks (OFF)	41H

8" 8 Mb Rigid - Partition 3 - 1Mb

Sectors Per Track (SPT)	512
Block Shift Factor (BSH)	5
Max. Rec. # in blk (BLM)	31
Extent Mask (EXM)	1
Total Storage capacity (DSM)	EFH
Total # of directory entries (DRM)	511
Allocation mask (AL0)	FFH
Allocation mask (AL1)	0
Size of dir check vector (CKS)	0
Reserved tracks (OFF)	61H

8" 8 Mb Rigid - Partition 4 - 1Mb

Sectors Per Track (SPT)	512
Block Shift Factor (BSH)	5
Max. Rec. # in blk (BLM)	31
Extent Mask (EXM)	1
Total Storage capacity (DSM)	EFH
Total # of directory entries (DRM)	511
Allocation mask (AL0)	FFH
Allocation mask (AL1)	0
Size of dir check vector (CKS)	0
Reserved tracks (OFF)	71H

Floppy Disk Physical Format

5¼" Single Density floppy disk track format.

	Number of bytes	Hex Value of byte written
	22	FF
	4	00
	1	FE (I.D. Address Mark)
	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number
	1	00 (Sector length)
*	1	F7 (2 CRC's written)
	11	FF
	6	0
	1	FB (Data Address Mark)
	128	E5 (Data field)
	1	F7 (2 CRC's written)
	8	FF
	101	FF

* This field is repeated 18 times.

5¼" Double Density floppy disk track format.

	Number of bytes	Hex Value of byte written
	50	4E
	12	00
	3	F5 (Writes A1)
	1	FE (I.D. Address Mark)
	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number
*	1	01 (Sector length)
	1	F7 (2 CRC's written)
	22	4E
	12	0
	1	FB (Data Address Mark)
	256	E5 (Data field)
	1	F7 (2 CRC's written)
	32	4E
	284	4E

* This field is repeated 17 times.

8" Single Density floppy disk track format.

	Number of bytes	Hex Value of byte written
	40	FF
	6	00
	1	FC (Index mark)
	26	FF
* —	6	00
	1	FE (I.D. Address Mark)
	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number
	1	00 (Sector length)
	1	F7 (2 CRC's written)
	11	FF
	6	0
	1	FB (Data Address Mark)
	128	E5 (Data field)
	1	F7 (2 CRC's written)
	27	FF
247	FF	

* This field is repeated 26 times.

8 " Double Density floppy disk track format.

Number of bytes	Hex Value of byte written
80	4E
12	00
3	F6 (Writes C2)
1	FC (Index mark)
50	4E
12	00
3	F5 (Writes A1)
1	FE (I.D. Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number
1	01 (Sector length)
1	F7 (2 CRC's written)
22	4E
12	0
3	F5 (Writes A1)
1	FB (Data Address Mark)
256	E5 (Data field)
1	F7 (2 CRC's written)
54	4E
247	FF

* This field is repeated 26 times.

Physical Disk Interleave

All double-density CP/M-formatted floppy disks have **Track 0, Side 0** formatted in single density. Also, double density floppies have the sectors physically skewed on the disk. This is done when the disk is formatted with the CP/M-80 program **INIT.COM**. Listed below are various physical sector placements for different system configurations and different options formatted with the **INIT** program. MS-DOS format information is listed on the next page.

5¼" Single Density

1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18

5¼" Double Density

1, 7, 13, 2, 8, 14, 3, 9, 15, 4, 10, 16, 5, 11, 17, 6, 12

8" Single Density

1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26

8" Double Density (820-II option with WD1797 disk controller)

1, 14, 8, 21, 2, 15, 9, 22, 3, 16, 10, 23, 4, 17, 11, 24, 5, 18, 12, 25, 6, 19, 13, 26, 7, 20

8" Double Density (16/8 option with WD1797 disk controller)

1, 22, 17, 12, 7, 2, 23, 18, 13, 8, 3, 24, 19, 14, 9, 4, 25, 20, 15, 10, 5, 26, 21, 16, 11, 6

8" Double Density (820-II option with SA1403D disk controller)

1, 10, 19, 2, 11, 20, 3, 12, 21, 4, 13, 22, 5, 14, 23, 6, 15, 24, 7, 16, 25, 8, 17, 26, 9, 18

8" Double Density (16/8 option with SA1403D disk controller)

1, 7, 13, 19, 25, 2, 8, 14, 20, 26, 3, 9, 15, 21, 4, 10, 16, 22, 5, 11, 17, 23, 6, 12, 18, 24

When the disk is formatted under the MS-DOS operating system, the gaps and skews apply to both single- and double-sided disks.

5¼" IBM PC Format

512 bytes per sector x 8 sectors per track

GAP1 = 50

GAP2 = 22

GAP3 = 96

Interleave = 1:1

(1, 2, 3, 4, 5, 6, 7, 8)

5¼" IBM XT Format

512 bytes per sector x 9 sectors per track

GAP1 = 50

GAP2 = 22

GAP3 = 96

Interleave = 1:1

(1, 2, 3, 4, 5, 6, 7, 8, 9)

8" Microsoft Format

256 bytes per sector x 26 sectors per track

GAP1 = 50

GAP2 = 22

GAP3 = 24

Interleave = 1:2

(1, 14, 2, 15, 3, 16, 4, 17, 5, 18, 6, 19, 7, 20, 8, 21, 9, 22, 10, 23, 11, 24, 12, 25, 13, 26)

Configuration Sector

The CONFIGUR.COM program writes the information listed below on track 0 of double density disks only.

8" floppy: Track 0, Sectors 2 and 3

5¼" floppy: Track 0, Sectors 2 and 3

8" rigid: Track 0, Sector 20₁₆

8" rigid (2nd copy): Track 0, Sector 40₁₆

Byte offset

00-0e	Partition 1	(E:) DPB
0f	01H	(256 byte/sector)
10-1e	Partition 2	(F:) DPB
1f	01H	(256 byte/sector)
20-2e	Partition 3	(G:) DPB
2f	01H	(256 byte/sector)
30-3e	Partition 3	(G:) DPB
3f	01H	(256 byte/sector)
40-de		(Reserved for Rank Xerox language use)
df	Screen Attributes:	35h = Graphics, 36h = Blink, 37h = Inverse, 38h = Hi/lo Light
e0	Disk Head Step Rate:	0 = 3 msec, 1 = 6 msec, 2 = 10 msec, 3 = 15 msec (msec x2 if 5¼")
e1	83h	
e2	Keyboard bit mask	30h = 7-bit, 31h = 8-bit
e3-e7	Comm PIO command	08 06 00 18 03
e8	Comm Rec. Wd Length	41h = 7-bit, c1h = 8-bit
e9	04	

ea	Stop Bit & Parity	0100 xx yy	xx = 01 = 11	1 stop bit 2 stop bits
			yy = 00 = 01 = 10 = 11	no parity odd parity no parity even parity
eb	05			
ec	Comm Transmit	1xx01010	xx = 01 = 11	7 bit 8 bit
		↑ ↑ DTR CTS		
ed-f1	Printer PIO Table	08 07 00 18 03		
f2	Receive	41h = 7 bit, c1h = 8 bits/character		
f3	04			
f4	Stop Bit & Parity	0100 xx yy	xx = 01 = 11	1 stop bit 2 stop bits
			yy = 00 = 01 = 10 = 11	no parity odd parity no parity even parity
f5	05			
f6	Transmit	1 xx 01010	xx = 01 = 11	7 bit 8 bit
f7	Clear-to-Send	00 = Ignore, 01 = Low, 10 = High		
f8	80			
f9	Carrier Detect	00 = Ignore, 01 = Low, 10 = High		
fa	81			
fb	Protocol	ca = none, 00 = Xon/Xoff		
fc	82			
fd	Comm Baud	0xh (x = baud rate, see Appendix K for complete list)		
fe	Printer Baud	0xh (x = baud rate, see Appendix K for complete list)		
ff	IOBYTE (Z80-A)	xx 0000 yy		
		Default 00 01 10 11		
	xx = List Device	LPT ---- CRT LPT ----		
	yy = Console	CRT TTY CRT ---- ----		

20 CPS Printer

The 20 CPS Printer (Diablo 620) is a serial printer designed for low-speed, low-to-moderate output requirements of standalone word and data processing business systems. The printer uses conventional data interchange techniques and protocol at speeds up to 1200 Baud.

This printer produces a "typewriter" quality output of fully-formed characters at a maximum of 20 Characters Per Second when printing average English (Shannon) text at 10 pitch. It includes operating features such as page formatting, graphics, positive and negative full and half line feed, absolute horizontal and vertical tabbing, as well as 12 and 15 pitch and proportional spacing.

The 20 CPS printer features a new 98-character plastic printwheel with automatic recognition of printwheel type and language. A "drop-in" printwheel exchange system is also featured (printwheels may be exchanged without removing the ribbon cartridge). The 20 CPS printer features quick-change film ribbon cartridges and has printwheels available in many languages and type styles.

Set the Switches Under the Front Cover

Check to be sure that the operating mode switches have been properly set for use. These switches set the printer parameters when printer power is turned on. If the switch settings are changed with the printer turned on, the changes will not have any effect until the power to the printer is turned off and then on again.

The switches are located to the left of the external control panel and are covered when the front cover is in place. These switches control operating modes and ordinarily do not require attention once they have been set.

When using a 20 CPS Printer with your personal computer, all the operating mode switches should be positioned to the right (off) except for switch #8. It should be positioned to the left (on).

Note: When using single strike ribbons, the 20 CPS Printer single strike mode must be enabled. If single strike mode is not enabled, the print quality will be unacceptable. See the Xerox 620 Printer (20 CPS) 630 Printer (40 CPS) Operators Guide, Order #610P72115, page 13, for instructions on using single strike ribbons.

Using the Control Panel Switches

These four switches are located to the right of the Control Panel where they are accessible to the operator with all covers on the machine. These are momentary-action switches activated by a touch of the finger.

RESET: This switch will clear an "error" indication and return the printer to operation. It will also return the printer to operation following a PAUSE command.

PAUSE: Touching this switch will cause the printer to stop printing without any loss of data, and the power indicator will go out. Printing is continued by pressing the RESET switch.

LINE FEED: Touching this switch initiates a single line feed. Action is repeated if the switch is held activated longer than 1/2 second. A line feed code will not, however, be transmitted.

FORM FEED: Touching this switch initiates a form feed to the next top-of-form position. A form feed code is not, however, transmitted.

The POWER Indicator

The power indicator glows whenever power is turned on to the printer and will flash for the following conditions:

- A parity error was detected with the PARITY switch on.
- The printer buffer (memory) has overflowed.
- The printer didn't receive a "Data Set Ready" signal.

Operating Mode Switches

The following information is a brief explanation for each of the 20 CPS Printer operating mode switches.

SWITCH	EXPLANATION
1	110-300 BAUD: This switch selects 110 or 300 Baud as the speed at which the printer will receive and transmit data. If 1200 Baud is selected (#8 1200/OPT switch ON), switch #1 doesn't have any effect.
2	PARITY ODD-EVEN: This is used in conjunction with Parity ON-OFF to determine the nature of parity information handling.
3	PARITY ON-OFF: This switch enables parity checking and parity information transmission when on.
4	DC1/DC3: This switch is used to allow the printer to operate with much faster host systems without loss of data. When ON, special characters (DC1/DC3) are transmitted between the printer and the host automatically whenever the print buffer (512 bytes) is either nearly empty (DC1) or nearly full (DC3).
5	SELF TEST: If this switch is in the ON position when the printer is turned on, the printer will enter a self test mode and begin sequencing through its self test program. The Control Panel PAUSE and RESET switches may be used to interrupt the self test sequence. To exit the mode, the SELF TEST switch must be moved to OFF and the power to the 20 CPS must be turned off momentarily.
6	AUTO/LF: When ON, this switch enables the printer to automatically advance the paper one line with each carriage return. This relieves the host system of the need to send a line feed command with each carriage return command.

SWITCH	EXPLANATION
7	PAGE SIZE: This switch enables setting page size, used in the Top Of Form/Form Feed function, to either the US standard 11" or the European standard 12" page length.
8	1200/OPT: This switch, when ON, enables the printer to receive and transmit data at a speed of 1200 Baud.

Horizontal Motion Index (HMI)

Vertical Motion Index (VMI)

Horizontal Motion Indexing refers to the horizontal distance that the carriage moves for each character (or space) print command. Each increment is 1/120" and standard HMI values for 10, 12, and 15 pitch are:

$$10\text{-Pitch} = 12/120" \quad 12\text{-Pitch} = 10/120" \quad 15\text{-Pitch} = 8/120"$$

Vertical Motion Indexing (VMI) refers to the vertical distance that the paper moves for each line feed command. Each increment is 1/48".

Proportional Space provides its own HMI on a character to character basis as shown in the following example:

$$\text{HMI} = \text{ESC US } (n)$$

$$\text{VMI} = \text{ESC RS } (n)$$

In the example above, (n) is the decimal value of an ASCII character selected from the chart to produce the desired index value of (n-1). The minimum index value is 0 and the maximum index value is 125 in either the horizontal or vertical direction.

20 CPS Printer Operating Codes

The 20 CPS Printer uses two types of code to control the exchange and storage of information and the format of the printout. They are escape (ESC) codes, and control (CTRL) codes.

The ESC code (character) is used to pre-condition the printer logic to recognize the characters following the ESC code and preceding a carriage return as a command rather than print data.

20 CPS Printer Command Codes

MARGINS AND FORMATTING

Set Top Page Margin (at current position)**	ESC	T	(n)
Set Left Margin (at current position)**	ESC	9	
Set Right Margin (at current position)**	ESC	0	
Set Lines Per Page to (n)*	ESC	FF	(n)
Set Bottom Page Margin (at current position)**	ESC	L	
Clear Top and Bottom Margins	ESC	C	
Set Horizontal Motion Index to (n - 1)*	ESC	US	(n)
Set Vertical Motion Index to (n - 1)*	ESC	RS	(n)
Return HMI control to internal program	ESC	S	

CARRIAGE MOVEMENT

Absolute HT to print column (n)*	ESC	HT	(n)
Enable Auto Backward Printing	ESC	/	
Disable Auto Backward Printing	ESC	\	
Forward Print Mode ON	ESC	5	
Backward Print Mode ON	ESC	6	
(Forward Print Mode OFF) (clear with <return>)			

PAPER MOVEMENT

Absolute VT to line (n)*	ESC	VT	(n)
Perform Negative Line Feed	ESC	LF	
Perform Half-Line Feed	ESC	U	
Perform Negative Half-Line Feed	ESC	D	

Note: the bolded characters indicate a control code. See ASCII Chart, page 234.

* (n) represents the decimal value of an ASCII character.

** The Left and Right Margin positions must be set by using SPACE and BACKSPACE commands from the Carriage Home (RESET) position. The Top and Bottom Margin positions must be set by using Line Feed commands or <return> from the manually-set Top of Form position.

20 CPS Printer Command Codes continued

PRINTING

Graphics Mode ON (clear w/<return>)	ESC	3
Graphics Mode OFF	ESC	4

WORD PROCESSING COMMANDS

Proportional Space ON (clear with <return>)	ESC	P
Proportional Space OFF	ESC	Q
Program Mode ON (clear with ESC X or SI)	ESC	SO M
Program Mode OFF	ESC	X

MISCELLANEOUS COMMANDS

Initiate Remote RESET	ESC <ret>	P
Print, Printwheel Character 20h	ESC	Y
Print, Printwheel Character 7Fh	ESC	Z
Print, Printwheel Character 80h	ESC	a
Print, Printwheel Character 81h	ESC	b
Print, Printwheel Character 82h	ESC	c
Print, Printwheel Character 83h	ESC	d
Enable Download of Printwheel Conversion Table	ESC	SO DC2
Enter Remote Diagnostic Mode (see next page also)	ESC	SUB (enter option)

When selecting the remote diagnostic mode, enter one of the following options:

Remote Initialization	I
Remote Error Reset	R
STATUS 1 Request	1
RAM/ROM TEST	SO
Enter TEST MODE	ENQ

Note: the bolded characters indicate a control code. See ASCII Chart, page 234.

Remote Diagnostics

Status 1 "Word"

0 - (unassigned)
1 - 10 Pitch
2 - (unassigned)
3 - (unassigned)
4 - (unassigned)
5 - Printer idle**
6 - (unassigned)
7 - UART Parity Bit

RAM/ROM Test "Word"

0 - 8041 RAM is bad
1 - 8041 ROM is bad
2 - 6803 RAM is bad
3 - 6803 ROM is bad
(upper half 4K)
4 - 6803 ROM is bad
(lower half 4K)
5 - (unassigned)
6 - (unassigned)
7 - UART Parity Bit

Test Mode "Word"

@, data byte
- 8041 RAM data *
A - Perform RAM/ROM
check
B - Print 1 line swirltest
C - Print swirltest
continuously
D - Stop printing swirltest
\$40, data byte- 6803 RAM
data*
DEL - Exit Test Mode

* The Data Byte defines the RAM data address in ASCII code. The response is two bytes: 1) STX, (\$02); and 2) contents of the RAM address requested.

**Print buffer empty and all printer motion complete.

COMMAND	CONTROL CODE	EQUIV. HEX CODE
ACK	CTRL F	06
BEL	CTRL G	07
BS	CTRL BACKSPACE or H	08
CAN	CTRL X	18
CR	CTRL <return> or M	0D
DC1	CTRL Q	11
DC3	CTRL S	13
DC4	CTRL T	14
DEL	CTRL DEL	7F
DLE	CTRL P	10
EM	CTRL Y	19
ENQ	CTRL E	05
EOT	CTRL D	04
ESC	CTRL $\frac{1}{2}$ or [1B
ETB	CTRL W	17
ETX	CTRL C	03
FF	CTRL L	0C
FS	CTRL \	1C
GS	CTRL è	1D
HT	CTRL TAB or I	09
LF	CTRL LF or J	0A
NAK	CTRL U	15
NUL	CTRL 1-8	00
RS	CTRL =	1E
SI	CTRL O	0F
SO	CTRL N	0E
SOH	CTRL A	02
SP	CTRL <space>	20
STX	CTRL B	02
SUB	CTRL Z	1A
SYN	CTRL V	16
US	CTRL -	1F
VT	CTRL K	0B
{	CTRL 9	7B
}	CTRL 0	7D
é	CTRL é	2C
.	CTRL .	2E
;	CTRL ;	3B
/	CTRL /	2F
'	CTRL '	27

Specifications

Print Speed:	Up to 20 characters per second printing average English (Shannon) text at 10 pitch.
Character Set:	98 character spaces consisting of 82 standard or common character segments. The printer supports several English and several foreign language printwheels.
Printwheels:	Plastic 98 character ASCII Xerox. The printer will automatically recognize printwheel pitch and language requirements.
Character Spacing:	10-pitch = 10 characters/inch (3.94 ch/cm) 12-pitch = 12 characters/inch (4.72 ch/cm) 15-pitch = 15 characters/inch (5.91 ch/cm)
Column Spacing:	1/120 inch (.21mm) minimum.
Print Line:	13.2 inches (335.3mm) 132 columns 10 pitch 158 columns 12 pitch 197 columns 15 pitch
Print Buffer:	512 bytes.
Paper Width:	13.2 inches (387.4mm) maximum - friction feed platen.
Carriage Speed:	1.7 seconds maximum for 13.2 inches (332.77mm) of motion.
Tabulation:	Left or right.
Line Spacing:	1/48 inch (.53mm) minimum.
Paper Feed:	Bidirectional.
Paper Thickness:	1 to 5 part forms; maximum overall thickness .024" (.61mm).
Sensors:	End of ribbon, paper out, and cover open.
Other Features:	Self test; host program control through escape sequences; data receive/transmit speed selection.

Power Requirements:

Operation from nominal 120/220-240 volt AC inputs, 50-60 Hz. 120W maximum power consumption. Check your printer's serial plate for proper input power.

Cabling Requirements

A standard RS-232-C interface cable is required for connection between the screen and the printer. This cable must be equipped with DB-25P connectors with the following pins connected:

PIN NO.	CCITT DESIG.	TELCO DESIG.	DESCRIPTION
1	101	AA	Protective Ground
2	103	BA	Transmitted Data
3	104	BB	Received Data
4	105	CA	Request To Send
6	107	CC	Data Set Ready *
7	102	AB	Signal Ground
20	108	CD	Data terminal Ready

* Pin 6 must be HI to receive or transmit data.

40 CPS Printer

The 40 CPS Printer (Diablo 630) is a medium-speed, daisy wheel serial printer. The 40 CPS printer is capable of producing typewriter quality output at speeds up to 40 characters per second with 88, 92, or 96 character metal printwheels (or 96 character plastic printwheel). The version sold by Xerox Corporation for use with the 820-II or 16/8 is a Model 630R132 which has the HPR05 PWA interface.

40 CPS Printer Versions

The 40 CPS Printer has three versions: Basic, Expanded, and Word Processor. The feature differences among the three versions of the HPR05 terminal are primarily a function of the firmware installed on the HPR05 circuit board in the form of the programmed ROM (Read Only Memory) devices and a nonvolatile RAM (Random Access Memory). The version offered by Xerox for use with the 820-II and 16/8 product uses the basic configuration of the HPR05 since printer control is taken by the 820-II and 16/8 system software for such applications as Word Processing.

HPR05 Communications Protocol

DC1/DC3 (XON/XOFF) protocol transmit a DC3 control code character from the 40 CPS Printer under any of the following conditions:

- Print buffer (2688 bytes) nearly full (within 64 bytes)
- Cover Open
- Paper Out (only when printing is attempted)
- End of Ribbon (only when printing is attempted)
- Printer in CHECK condition
- PAUSE switch depressed

A NAK character will be transmitted (in addition to the DC3) for: Cover Open, Paper Out, End of Ribbon, and CHECK condition if the HPR05 firmware is level -03 or later, and if both DC1/DC3 and EXT/ACK are enabled. The NAK character thus distinguishes the "error" condition from Buffer Full and PAUSE. NAK is also sent when a parity error is detected if parity checking is enabled. The error condition with the NAK can be cleared by pressing RESET.

The BUFFER FULL DC3 control character when transmitted by the 40 CPS Printer will be followed by a DC1 control character when the printer buffer (2688 bytes) is nearly empty (within 64 characters).

Setting the Switches Under the Access Cover

Check to be sure the printer has been set to the proper switch positions for use with a Xerox Personal Computer.

- **Printwheel Select Switch.** Set this switch to match the particular type of printwheel being used. This ensures your text will print correctly and prevents possible printwheel damage or excessive wear.

Check your printwheel to determine if it's plastic or metal and which pitch it is. The available printwheel settings are:

- 0: 88 Metal
- 2: 92 Metal
- 3: 96 Metal
- 4: 96D Metal
- 5: APL Metal
- 6: APL Plastic
- 7: Plastic (Normally shipped with the printer)
- 1,8,9: Optional

- **Spacing Select Switch.** This switch selects the horizontal spacing for character printout. Set this switch to 1 for 10 Pitch or 2 for 12 Pitch.

The available spacing settings are:

- 0: Proportional
- 1: 10 (Normally shipped with the printer)
- 2: 12
- 3: 15
- 4 - 9: Self Test

- **Operating Mode Switches.** When connecting the printer to a Xerox Personal Computer, the switches to the right of the Printwheel and Spacing switches should be positioned toward

the front of the printer, except for the BAUD switch marked 120. It should be positioned toward the back of the printer.

The Power Indicator

The power indicator should glow; the carriage should move to the left slowly, and then back to the right, to stop at the first print position; the printwheel should rotate and stop at its "home" position (i.e., the "flag" on metal printwheels should be at the top if the Printwheel Select switch - under the access cover - has been properly set). This entire process is called the INITIALIZATION, RESET, or RESTORE sequence. It clears all volatile memory, resets all position counters, and sets the printer to print the first character.

Using The Operating Switches

These six switches are located in the right-hand area of the control panel where they are accessible to the operator with all covers on the machine. These are membrane-type, momentary-action switches activated by a touch of the finger.

RESET Switch - This switch will restore the printer to normal operating status following a printer check or an error condition, and clears all error indicators.

SCROLL Switch - Touching this switch advances the paper a small amount to give the operator a clear view of the last printed line. The paper is automatically returned to the last printing position when the switch is released.

LINE FEED Switch - Touching this switch initiates a single or a double line feed operation, as selected by the DOUBLE L.F. MODE SWITCH. Action is repeated if the switch is held activated longer than 600 msec. A line feed code is not transmitted.

FORM FEED Switch - Touching this switch initiates a form feed to the next top-of-form position. A form feed code is not transmitted.

HERE IS Switch - Touching this switch causes a special "Here Is . ." message of up to 31 characters to be transmitted over the communications link when operating in remote ASCII mode with the fully featured HPRO5 option installed. This is not used with the 820, 820-II, or the 16/8.

BREAK Switch - Touching this switch causes a break (250 msec space) to be transmitted over the communications link when operating in remote mode.

Reading The Control Panel Indicators

POWER - Indicates that AC power is applied to the 40 CPS Printer.

PRINT CHK* - Indicates that a print operation has been called for while the printer is in a "check" condition. A check condition occurs when a printwheel or carriage movement command has been received but cannot be successfully completed due to a malfunction. This condition disables the printer until a restore sequence clears the check condition.

RESET - Note that if the problem causing the check condition has not been corrected when a restore sequence has been initiated, the check will reappear as soon as printing is attempted.

PARITY - This indicator functions only if the **PARITY ENABLE** switch (under the access cover) is **ON**. It indicates detection of any of the following types of errors:

- Incorrect parity sensed on received character.
- A framing error (no stop bit) detected on a received non-break character.
- A serial data character detected with an excess number of bits.

When a parity error is detected, a **DEL** character is substituted for the erroneous character.

OVERFLOW* - Indicates that the printer's print input memory (buffer) is too full (has overflowed). Protocol has not been used properly.

RIBBON/PAPER* - Indicates end of ribbon has been reached or that the printer is out of paper, and printing has been attempted.

COVER* - Indicates that printing was attempted with the cover open.

- * These errors cause a break to be transmitted when the 40 CPS Printer is in Remote mode if DC1/DC3 protocol has not been selected.

Horizontal Motion Index (HMI)

/Vertical Motion Index (VMI)

Horizontal Motion Indexing refers to the horizontal distance that the carriage moves for each character (or space) print command. Each increment is 1/120" and standard HMI values for 10, 12, and 15 pitch are:

$$10\text{-Pitch} = 12/120" \quad 12\text{-Pitch} = 10/120" \quad 15\text{-Pitch} = 8/120"$$

Vertical Motion Indexing (VMI) refers to the vertical distance that the paper moves for each line feed command. Each increment is 1/48".

Proportional Space provides its own HMI on a character to character basis as shown in the following example:

$$\text{HMI} = \text{ESC US } (n)$$

$$\text{VMI} = \text{ESC RS } (n)$$

In the example above, (n) is the decimal value of an ASCII character selected from the chart to produce the desired index value of (n-1). The minimum index value is 0 and the maximum index value is 125 in either the horizontal or vertical direction.

40 CPS Printer Operating Codes

The 40 CPS Printer uses two types of codes to control the exchange and storage of information and the format of the printout. They are escape (ESC) codes, and control (CTRL) codes.

The ESC code (character) is used to pre-condition the printer logic to recognize the characters following the ESC code and preceding a carriage return as a command rather than print data.

The CTRL key is used simultaneously with another key to generate an ASCII control signal to be used either internally or transmitted to the receiving system.

40 CPS Printer Command Codes

MARGINS AND FORMATTING

Set Top Page Margin (at current position)**	ESC	T	
Set Left Margin (at current position)**	ESC	9	
Set Horizontal Tab Stop (HT) (at current position)**	ESC	1	
Set Right Margin (at current position)**	ESC	0	
Set Vertical Tab Stop (VT) (at current position)**	ESC	-	
Set Lines Per Page to (n)*	ESC	FF	(n)
Set Bottom Page Margin (at current position)**	ESC	L	
Clear Top and Bottom Margins	ESC	C	
Clear Horizontal Tab Stop (HT) (at current position)**	ESC	8	
Clear all HT and VT stops	ESC	2	
Set Horizontal Motion Index to (n - 1)*	ESC	US	(n)
Set Vertical Motion Index to (n - 1)*	ESC	RS	(n)
Return HMI control to internal program	ESC	S	

CARRIAGE MOVEMENT

Absolute HT to print column (n)*	ESC	HT	(n)
Enable Auto Backward Printing	ESC	/	
Disable Auto Backward Printing	ESC	\	
Reverse Printing Mode	ESC	<	
Normal Printing Mode	ESC	>	
Forward Print Mode ON	ESC	5	
Backward Print Mode ON	ESC	6	
(Forward Mode OFF) (clear with <return>)			

Note: the bolded characters indicate a control code. See page 245.

- * (n) represents the decimal value of an ASCII character.
- ** The Left and Right Margin positions must be set by using SPACE and BACKSPACE commands from the Carriage Home (RESET) position. The Top and Bottom Margin positions must be set by using Line Feed commands from the manually-set Top Of Form position.

40 CPS Printer Command Codes continued

PAPER MOVEMENT

Absolute VT to line (n)*	ESC	VT	(n)
Perform Negative Line Feed	ESC	LF	
Perform Half-Line Feed	ESC	U	
Perform Negative Half-Line Feed	ESC	D	

PRINTING

Graphics Mode ON (clear with <return>)	ESC	3	
Graphics Mode OFF	ESC	4	

WORD PROCESSING COMMANDS

Proportional Space ON (clear with ESC S)	ESC	P	
Proportional Space OFF	ESC	Q	
Auto Underscore ON	ESC	E	
Auto Underscore OFF	ESC	R	
Bold Print ON (clear with <return>)	ESC	O	
Shadow Print ON (clear with <return>)	ESC	W	
Bold/Shadow Print OFF	ESC	&	
Backspace 1/120"	ESC	BS	
Program Mode ON (clear with SI)	ESC	SO	M
Program Mode OFF	ESC	X	

MISCELLANEOUS COMMANDS

Initiate Remote RESET	ESC	<ret>	P
Print, Printwheel Character 20h	ESC	Y	
Print, Printwheel Character 7Fh	ESC	Z	
Print, Printwheel Character 80h	ESC	a	
Print, Printwheel Character 81h	ESC	b	
Print, Printwheel Character 82h	ESC	c	
Print, Printwheel Character 83h	ESC	d	
Enable Download of Printwheel Conversion Table	ESC	SO	DC2
Enter Remote Diagnostic Mode (see next page)	ESC	SUB	(enter option)

Note: the bolded characters indicate a control code. See page 245.

When selecting the remote diagnostic mode, enter one of the following options:

Remote Initialization	I
Remote Error Test	R
Remote STATUS 1 Request	1
Remote RAM/ROM TEST	SO
Remote TEST MODE	ENQ

Note: the bolded characters indicate a control code. See page 245.

Status 1 "Word"	RAM/ROM Test "Word"	Test Mode "Word"
0 - (unassigned)	0 - 8041 RAM is bad	@, data byte
1 - 10 Pitch	1 - 8041 ROM is bad	- 8041 RAM data *
2 - (unassigned)	2 - 6803 RAM is bad	A - Perform RAM/ROM check
3 - (unassigned)	3 - 6803 ROM is bad (upper half 4K)	B - Print 1 line swirltest
4 - (unassigned)	4 - 6803 ROM is bad (lower half 4K)	C - Print swirltest continuously
5 - Printer idle**	5 - (unassigned)	D - Stop printing swirltest
6 - (unassigned)	6 - (unassigned)	\$40, data byte- 6803 RAM data*
7 - UART Parity Bit	7 - UART Parity Bit	DEL - Exit Test Mode

* The Data Byte defines the RAM data address in ASCII code. The response is two bytes: 1) STX, (\$02); and 2) contents of the RAM address requested.

**Print buffer empty and all printer motion complete.

COMMAND	CONTROL CODE	EQUIV. HEX CODE
ACK	CTRL F	06
BEL	CTRL G	07
BS	CTRL BACKSPACE or H	08
CAN	CTRL X	18
CR	CTRL <return> or M	0D
DC1	CTRL Q	11
DC3	CTRL S	13
DC4	CTRL T	14
DEL	CTRL DEL	7F
DLE	CTRL P	10
EM	CTRL Y	19
ENQ	CTRL E	05
EOT	CTRL D	04
ESC	CTRL $\frac{1}{2}$ or [1B
ETB	CTRL W	17
ETX	CTRL C	03
FF	CTRL L	0C
FS	CTRL \	1C
GS	CTRL è	1D
HT	CTRL TAB or I	09
LF	CTRL LF or J	0A
NAK	CTRL U	15
NUL	CTRL 1-8	00
RS	CTRL =	1E
SI	CTRL O	0F
SO	CTRL N	0E
SOH	CTRL A	02
SP	CTRL <space>	20
STX	CTRL B	02
SUB	CTRL Z	1A
SYN	CTRL V	16
US	CTRL -	1F
VT	CTRL K	0B
{	CTRL 9	7B
}	CTRL 0	7D
é	CTRL é	2C
.	CTRL .	2E
;	CTRL ;	3B
/	CTRL /	2F
'	CTRL ' /	27

Electrical Interface Xerox 40 CPS Printer

EIA Interface Connector Pin Assignments

<u>Pin #</u>	<u>Signal</u>	<u>Meaning</u>
1	Chassis Ground	Connects to chassis ground within the 40 CPS printer.
2	-Transmitted Data	This connector is the serial ASCII-coded digital data being transmitted by the 40 CPS printer. This signal is in the "mark" state (LOW) between characters, rises for logic 0 and drops for logic 1.
3	-Received Data	This connector is the serial ASCII-coded digital data being received by the 40 CPS printer. This signal must be held in "mark" state (LOW) between characters. It should go HIGH for logic 0, and LOW for logic 1.
4	+ Request to Send	Held HIGH (+ 12VDC) whenever power is ON.
5	+ Clear to Send	(unused)
6	+ Data Set Ready	This connector must be ON (HIGH) for 40 CPS printer operation in Remote Mode. If OFF (LOW), no data can be received.
7	Signal to Ground	Ground reference for all interface signals.
8	+ Carrier Detect	The ON state of this signal is presented to the 40 CPS printer when the data communication equipment (DCE) is receiving a carrier signal suitable for demodulation. The OFF state indicates that no signal is being received by the DCE, or that the received signal is unsuitable for demodulation. In its present design, the 40 CPS printer ignores the Carrier Detect input signal.
11	+ Printer Ready	Goes LOW if any of the following conditions occur: <ul style="list-style-type: none">• Print Buffer (2688 bytes) nearly full (within 64 bytes)• Cover Open• Paper Out• End of Ribbon• Printer in CHECK• Pause switch depressed

<u>Pin #</u>	<u>Signal</u>	<u>Meaning</u>
		With Paper Out or End of Ribbon, + Printer Ready goes LOW only if printing is attempted. It returns HIGH when the buffer becomes nearly empty, and/or conditions have been corrected.
20	+ Data Terminal Ready	ON (HIGH) whenever power is ON.

HPR05 Circuit Board Jumpers

Dipswitch Module A

<u>#</u>	<u>Function</u>	<u>Meaning</u>
1	Double Line Feed	ON- Gives double line feed on every line feed command, and on every carriage return if switch 3 is ON. OFF- Gives single line feed on every line feed command, and on every carriage return if switch 3 is ON.
2	(Unused)	
3	Auto Line Feed	ON- Gives automatic line feed (single or double on every carriage return). OFF- No line feed on carriage return. Line feed occurs only on separate line feed command.
4	(Unused)	
5	Uppercase Only	ON- Converts all lowercase alpha characters (a-z) entered from the keyboard to uppercase. OFF- Both uppercase and lowercase character selection, through the use of the shift key.
6	(Unused)	
7	Message Load	ON- Enables keyboard entry of "Here Is..." message into non-volatile memory. (Functional only on expanded printer configuration with jumper A60 (3-4) installed on HPR05 PCB)
8	(Unused)	

Dipswitch Module B

#	Function	Meaning															
1	Full Duplex	ON Operates in full-duplex mode. OFF Operates in half-duplex mode.															
2	Parity Enable	ON Enables parity checking and parity transmission.															
3,5	BAUD	<table border="1"> <thead> <tr> <th>3</th> <th>5</th> <th>Baud Rate</th> </tr> </thead> <tbody> <tr> <td>on</td> <td>on</td> <td>110</td> </tr> <tr> <td>on</td> <td>off</td> <td>300</td> </tr> <tr> <td>off</td> <td>on</td> <td>1200</td> </tr> <tr> <td>off</td> <td>off</td> <td>Option Baud Rate per switches 3, 4, & 5 on HPR05 PCB.</td> </tr> </tbody> </table>	3	5	Baud Rate	on	on	110	on	off	300	off	on	1200	off	off	Option Baud Rate per switches 3, 4, & 5 on HPR05 PCB.
3	5	Baud Rate															
on	on	110															
on	off	300															
off	on	1200															
off	off	Option Baud Rate per switches 3, 4, & 5 on HPR05 PCB.															
4	(Unused)																
6	Parity	<p>This switch is used in conjunction with the parity enable switch.</p> <p>ON Selects Even parity check and transmission</p> <p>OFF Selects Odd parity check and transmission</p>															
7	Paper Out Defeat	ON Paper Out sensing ignored.															
8	(Unused)																

A66 Control Switch Functions

#	Function	Meaning
1	ETX/ACK	When this switch is ON, an ACK character will be transmitted whenever an ETX character is encountered in the print buffer. ETX characters are not printed. When the switch is OFF, ETX characters are ignored.
2	DC1/DC3	When this switch is ON, a DC3 code will be transmitted through the interface if printing is attempted.
3, 4, 5	BAUD	These three switches set the optional baud rate. When the two BAUD switches on the operator control panel are set to OFF, the baud rate selected by switches 3, 4, & 5 is used as the data communication speed. To prevent print buffer overflow, when operating at rates above 300 baud, the system must use DC1/DC3 or ETX/ACK protocol, or must monitor and respond to the Printer Ready interface line.

3	4	5	Baud Rate
off	off	off	150
on	off	off	600
off	on	off	1800
on	on	off	2000
off	off	on	2400
on	off	on	4800
off	on	on	7200
on	on	on	9600

A66 Control Switch Functions continued

#	Function	Meaning
6, 7, 8	Font	These switches condition the printer to recognize a particular language font for data being received through the communications interface. Language font selection, whether by these three switches or by keyboard configuration, can be temporarily overridden by the sequence ESC SYN (n).

6	7	8	Meaning
off	off	off	Default Typewriter Paired
on	off	off	Typewriter Paired
off	on	off	Logical Bit Paired
on	on	off	APL
off	off	on	French AZERTY
on	off	on	German
off	on	on	Scandinavian
on	on	on	NORSK

Specifications

Print Speed:	Up to 40 characters per second with metalized printwheels.
Character Set:	88, 92, or 96 printable characters per printwheel. Switch-selectable program support for APL and all English language printwheels.
Printwheels:	88, 92, 96 character Xerox - Metal 96 character Diablo - Plastic
Character Spacing:	10-pitch = 10 characters/inch (3.94 ch/cm) 12-pitch = 12 characters/inch (4.72 ch/cm) 15-pitch = 15 characters/inch (5.91 ch/cm) Proportional Space (PS) - see HMI, page 241.
Column Spacing:	1/120 inch (.21mm) minimum.
Print Line:	13.2 inches (335.3mm) 132 columns 10-pitch 158 columns 12-pitch 198 columns 15-pitch
Print Buffer:	2688 bytes.
Paper Width:	16.53 inches (419.9mm) maximum - friction feed without Top Paper Out switch. 16.00 inches (406.4mm) maximum - friction feed with Top Paper Out switch. 15.25 inches (387.4mm) maximum - full width with optional forms tractor (14.75 inches/374.7mm between holes). 3.25 inches (82.55mm) minimum with forms tractor (2.75 inches/69.85mm between holes).
Carriage Speed:	400 msec maximum for 13.1 inches (332.77mm) of motion.
Tabulation:	Left or right.
Line Spacing:	1/48 inch (.53mm) minimum.
Paper Feed:	Bidirectional, except with unidirectional forms tractor and unidirectional pin feed platen.

Paper Feed Speed:	4 inches (101.6mm) per second plus 40 msec (typical) settling delay time.
Paper Thickness:	.000 - .010 inch (.254mm) at low setting (1-3 part forms) .010 - .027 inch (.254 - .686mm) at high setting (4-6 part forms).
Sensors:	End of ribbon, paper out, and cover open.
Other Features:	Self test; host program control through escape sequences; data receive/transmit speed selection.
Power Requirements:	Strappable for operation from nominal 100, 120, 220, or 240 volt (+ 10%/-15%) AC inputs, 49-61 Hz. 350W maximum power consumption. Factory preset for 120 VAC. Check your printer's serial plate for proper input power.

Cabling Requirements

A standard RS-232-C interface cable is required for connection between the screen and the printer. This cable must be equipped with DB-25P connectors with the following pins connected:

PIN NO.	CCITT DESIG.	TELCO DESIG.	DESCRIPTION
1	101	AA	Protective Ground
2	103	BA	Transmitted Data
3	104	BB	Received Data
4	105	CA	Request To Send
6	107	CC	Data Set Ready *
7	102	AB	Signal Ground
20	108	CD	Data terminal Ready

* Pin 6 must be HI to receive or transmit data.

1.0 INTRODUCTION

The SA1403D Controller consists of a microprocessor based controller with on-board data separator logic and is able to control a maximum of four drives. The drives can be any combination of Shugart SA1000 fixed disk drives, SA800 floppy disk drives, or SA850 floppy disk drives. The floppy disk track formats are compatible with IBM 1D/2D track formats. The SA1403D can be mounted on the SA1000 drive.

Commands are issued to the controller over a bidirectional bus connected to the host computer. The data separator/"serdes" logic serializes bytes and converts to FM/MFM data, and deserializes FM/MFM data into 8-bit bytes.

Due to the microprogrammed approach utilized in the controller, limited diagnostic capabilities are implemented. This methodology increases fault isolation efficiency and reduces system down time. Error detection and correction will tolerate media imperfections up to 4-bit burst errors.

NOTE: This device utilizes negative logic (i.e., 0V = logical 1)

1.1 SA1403D CONTROLLER FEATURES

OVERLAPPED SEEK	In multiple drive configurations the host can issue seeks to different drives without waiting for the first drive to complete its seek.
AUTOMATIC SEEK AND VERIFY	A seek command is implied in every data transfer command (READ, WRITE CHECK, etc.). If the heads are not positioned over the correct cylinder, a seek is initiated and a cylinder verification is performed after the seek completes.
FAULT DETECTION	Three classes of fault detection are provided for fault diagnosis: 1) Disk related faults. 2) Controller related faults. 3) Host command or I/O timing faults. Fault detection is available from the interface as a status message and is also visibly displayed on a row of status LED's on the controller PCB.
AUTOMATIC HEAD AND CYLINDER SWITCHING	If during a multi-block data transfer the end of a track is reached, the controller automatically switches to the next track. If the end of a cylinder is reached, the controller issues a seek and resumes the transfer.
DATA ERROR SENSING AND CORRECTION	If a data error is detected during a disk data transfer, the controller indicates whether or not it is correctable. If correctable, it can be automatically corrected. (This applies to the SA1000 only. CRC error detection is used on floppy disc drives.)
LOGICAL TO PHYSICAL DRIVE CORRELATION	Logic 2. Unit Number (LUN's) are independent of physical port numbers. All accesses specify LUN's.
ON BOARD SECTOR BUFFER	A sector buffer is provided on the controller to eliminate the possibility of data overruns during a data transfer.
EFFICIENT HOST INTERFACE PROTOCOL	A bidirectional bus between the controller and host provides a simple, yet efficient communication path. In addition, a high level command set permits effective command initiation.
SECTOR INTERLEAVE	Sector interleaving is programmable with up to a 16 way interleave.
ODD PARITY	The 8 data bits on the interface bus can have odd parity. Depending on user preference, parity can be disabled.
FIXED SECTOR SIZE	The sector size is fixed at 256 bytes of data for the SA1000.

NUMBER OF DRIVES

The controller will connect to a maximum of four (4) drives. The drives can be any combination of SA1000's and/or SA850's and/or SA800's

1.1.1 OPTIONAL FEATURES

MICRO DIAGNOSTICS A set of diagnostic PROM's are available to allow stand alone diagnostic testing of both drive and controller. Reference Appendix A.

1.1.2 SYSTEM CONFIGURATION

The controller and data separator comprise a single PCB that can be mounted onto the SA1000 drive. A maximum of four (4) drives may be connected as shown in Figure 2.

1.2 TRACK FORMATS AND CAPACITY

- A) 32 sectors of 256 bytes per sector (SA1000only).
- C) 26 sectors of 256 bytes per sector (Floppy only).
- D) 26 sectors of 128 bytes per sector (Floppy only.)

IBM 1D/2D TRACK FORMAT

Track format for Floppy Disk drives can be selected under program control in real time. The track formats are:

- 1) Single density, single sided
- 2) Single density, double sided
- 3) Double density, single sided
- 4) Double density, double sided

	26 SECTOR	32 SECTOR
SA800	2001	N/A
SA850	4003	N/A
SA1002	N/A	16383
SA1004	N/A	32767

TABLE I.

Format/Capacity Relationship
Maximum Logical Sector Address Shown

2.0 SPECIFICATION SUMMARY

2.1 ENVIRONMENTAL LIMITS

	Operating	Storage
Temperature F/C	32°/0° to 131°/55°	-40°/-40° to 167°/75°
Max. Wet Bulb	85°F	non condensing
Relative Humidity	10% to 95%	10% to 95%
Altitude	Sea level to 10,000 ft	Sea level to 15,000 ft

2.2 POWER REQUIREMENTS

Three power supply voltages are required for the SA1400 series controllers. The maximum current requirements are as follows:

- +5VDC \pm 5% at 4.6 Amps
- 5VDC \pm 5% at 0.5 Amps
- +24VDC \pm 10% at 0.1 Amps

Power is applied to the SA1400 series controller via J10 which is a 6 pin AMP Mate-N-Lok connector (P/N 1-380999-0) mounted on the component side of the board. The recommended mating connector, P10, is an AMP P/N 1-480270-0 utilizing AMP pins P/N 60619-1. The J10 pins are labeled on the connector. Figure 1 shows the pin assignments.




FIGURE 1. J10 DC POWER CONNECTOR

2.3 PHYSICAL PARAMETERS

- Length: 13.7 inches (34.8cm) \pm .030" (.076 cm)
- Width: 8.25 inches (21 cm) \pm .010" (.025 cm)
- Height: 0.5 inches (1.3cm) \pm .030" (.076 cm)
- Weight: 1.12 lbs (0.5Kg) \pm .010 lbs (0.25 g)

3.0 SA1403D DISK DRIVE INTERFACE

Shugart SA1000 and SA800/850 disk drives are interfaced to the controller via J1, J2, J3, J4 and J5. Refer to Figure 2 for connection block diagram.




FIGURE 2. SA1403D INTERCONNECT DIAGRAM

NOTE: The last physical device on the control cable (drive to be terminated) must be an SA1000.

J1 is a 50 pin edge type connector which connects all drives in a daisy chain configuration. This connector carries control and data information for the floppy disk drives and control information only for the SA1000 disk drive. Maximum cable length should not exceed 20 feet (6 meters).

The recommended mating connector for J1 is a 3M Scotchflex ribbon connector P/N 3415-0001.

J2 through J5 are 20 pin socket type connectors used to radially connect the SA1000 data lines to the controller. Maximum cable length should not exceed 20 feet (6 meters).

The recommended mating connector for J2 through J5 is a 3M Scotchflex P/N 3421-3000. Figure 3 shows the pinouts for J1 and J2 through J5.




FIGURE 3. SA1403D DRIVE CONNECTOR PINOUTS

3.1 CABLE TERMINATION

The last physical drive at the end of J1 (50 pin) cable must be properly terminated. Termination networks are provided on the drives (refer to SA1000, SA800 or SA850 OEM manuals for location of termination networks). Termination networks must be removed from all drives except the last drive on the cable to avoid multiple termination.

NOTE: If a combination of fixed and floppy drive are used, the last drive at the end of the control cable must be an SA1000.

4.0 HOST CPU INTERFACE

The SA1400 series controller interface is a general purpose 8 bit parallel DMA.

The Host CPU is interfaced to the controller via connector J6. J6 is a 50 pin socket type connector. The recommended mating connector for J6 is a 3M Scotchflex ribbon connector P/N 3425-3000. The J6 interface cable should not exceed 20 feet (6 meters).

4.1 HOST CPU ELECTRICAL INTERFACE

All Host CPU interface signals are negative true. The signals are "Asserted" at 0 VDC to 0.4 VDC. The signals are "Deasserted" or inactive at 2.5 VDC to 5.25 VDC.

4.1.1 HOST CPU INTERFACE TERMINATION

All Host CPU interface timing lines are terminated with a 220/330 ohm network. The Host CPU adaptor should be terminated in a similar fashion (see Figure 4).

The devices driving the controller inputs should be open collector devices capable of sinking at least 48 milliamps to a voltage level of less than 0.5 VDC (7438 or equivalent).

The devices receiving the controller outputs should be of the SCHMITT trigger type to improve the noise margin (74LS240, 74LS14, or equivalent). The Host adaptor should not load the bus with more than 1 standard TTL input load per line.





FIGURE 4. HOST ADAPTOR BUS TERMINATION

4.1.2 HOST CPU SIGNAL INTERFACE

The Host CPU signals are interfaced via J6. See figure 5 for J6 pinouts.



NOTE: ALL SIGNALS ARE TTL NEGATIVE TRUE

FIGURE 5. J6 HOST INTERFACE CONNECTOR PINOUT

4.2 SA1403D HOST BUS

4.2.1 THEORY OF OPERATIONS

Disk commands are issued to the SA1403D via the host bus following a defined protocol. The host initiates a command sequence by selecting the controller on the bus. If the controller is not busy, it requests command bytes from the host for task execution. (Command structure is described in 4.5). Depending on the type of command, the controller will request either 6 or 10 bytes. Upon reception of the last command byte, the controller begins execution of the command.

For the data transfer commands, a check is performed on the disk address and status flagged if it exceeds the drive limits. The data is stored in a sector buffer before transfer to the host or disk drive. This buffer eliminates any possibility of data overruns between the host and the disk.

Upon completion of the command, the controller will send completion status to the host. Further delineation of the completion status may be requested by issuing the appropriate sense commands.

Odd parity is generated by the SA1403D for all information that it puts on the I/O bus. If enabled, the SA1403D checks all information that it receives for odd parity.

4.3 SIGNAL DEFINITION

Unidirectional Signals Driven By Controller

- I/O** **Input/Output.** When asserted, the data on the bus is driven by the controller; when deasserted, the data on the bus is driven by the host adapter. The host adapter will use this line to enable its drivers onto the data bus.
- C/D** **Control/Data.** When asserted the data transmitted across the bus will be the command or status bytes; when deasserted the data will be the disk data bytes.
- BUSY** This bit is asserted as a response to the SEL line from the host adapter and to indicate that the host bus is currently in use.
- MSG** **Message.** When asserted indicates that the command is completed and status has been transferred. The assertion of this bit is always followed with the assertion of I/O, and the assertion of REQ, to cause a message byte transfer.
- REQ** **Request.** This bit operates in conjunction with I/O, C/D, & MSG. When asserted and I/O is asserted, REQ will mean that the data on the host bus is driven by the controller. When asserted and I/O is deasserted, REQ will mean that the data is driven by the host adaptor (H/A).

I/O	C/D	MSG	Meaning
d	a	d	Get command from H/A
d	d	d	Get data from H/A
a	d	d	Send data to H/A
a	a	d	Send status byte to H/A
a	a	a	Command done to H/A

TABLE 2.

a = asserted, d = deasserted, H/A = host adaptor

4.4 UNIDIRECTIONAL SIGNALS DRIVEN BY HOST ADAPTOR

- ACK** **Acknowledge.** This bit is asserted as a response to REQ from the controller. The timing requirements on this signal with respect to the data is described in REQuest section. ACK must be returned for each REQ assertion

- RST** **Reset.** Assertion by the Host causes the controller to cease all operations and return to an idle condition. This signal is normally used during a power up sequence. A reset during a write operation would cause incorrect data to be written on the selected disk. The controller may take a maximum of 2 seconds to respond to the select sequence following deassertion of the RESET line.
- SEL** **Select.** When asserted indicates the beginning of the command transaction. The H/A asserts SEL to gain the attention of the controller. Data bit zero on the host bus must also be asserted during SEL time to select the controller address. The controller will return BUSY within approximately 1 μ s.

4.4.1 DATA BUS BITS 0-7 (DB)

These bidirectional data lines are used to transfer 8 bit parallel data to/from the Host adaptor. Bit 7 is most significant bit. NOTE: All I/F lines utilize negative logic.

4.4.2 PARITY BIT

This bit is asserted to maintain odd parity on all data and status information transferred to the Host. If enabled, the controller will test for odd parity on all command and data information transferred to the controller (see section 9.1).

4.5 HOST INTERFACE PROTOCOL

There are 4 sequences required to initiate and complete a command to the SA1403D series controller:

- 1) Controller Selection Sequence
- 2) Command Transfer Sequence
- 3) Data Transfer Sequence
- 4) Status and Message Transfer Sequence

4.5.1 CONTROLLER SELECTION SEQUENCE

In order to gain the attention of the controller it is necessary to perform a selection sequence. Refer also to Figure 6.

The Host must first test BSY to determine if the controller is available. If BSY is deasserted, the Host will assert data bit 0 (controller ID) and then assert SEL. The controller will then respond by asserting BSY. At this point the Host must deassert SEL and data bit 0. I/O will remain deasserted throughout the selection sequence.

4.5.2 COMMAND TRANSFER SEQUENCE

Following the selection sequence the controller will assert REQ (see Figure 6). The Host will then place the first byte of the command descriptor block (see section 5.0) on the data bus. The Host will then assert ACK (if ACK is not asserted within 256 microseconds after the assertion of REQ, the controller will abort the command transfer sequence and attempt to transfer a status byte). The controller will respond by reading the byte on the data bus and then deasserting REQ. The Host then must deassert ACK to begin the next REQ/ACK handshake. This handshake must be completed to assure that all command and data bytes are transferred.




FIGURE 6. SELECT SEQUENCE TIMING

4.5.3 DATA TRANSFER SEQUENCE

Following the command transfer sequence, the controller will respond on one of four ways:

- 1) Begin seeking the drive.
- 2) Begin accepting write data from the Host.
- 3) Begin transferring read data to the Host.
- 4) Return status to the Host.

If the command sent to the controller involves a data transfer (see Figure 7), the controller will deassert the C/D line to indicate a data transfer. If the data transfer is from the Host to the controller (write data) the I/O line will be deasserted. If the data transfer is from the controller to the Host (read data) the I/O line will be asserted. The controller will then set the REQ line to request a byte transfer. The Host will respond by transferring a byte across the data bus and then asserting ACK (if ACK is not asserted within 256 microseconds after the assertion of REQ, the controller will abort the data transfer sequence and attempt to transfer a status byte - see section 4.5.4). The Host will then deassert ACK and wait for the next assertion of REQ. This handshake continues until all data has been transferred.




FIGURE 7. DATA TRANSFER SEQUENCE TIMING

4.5.4 STATUS AND MESSAGE TRANSFER SEQUENCE

Following a command transfer or data transfer, the controller will initiate a status byte and completion message transfer.

When a status byte transfer is required, the controller will assert C/D and I/O (see Figure 8). The controller will then assert REQ. The Host must then read the status byte on the data bus and then assert ACK (if ACK is not asserted within 256 microseconds after the assertion of REQ, REQ will be deasserted. REQ will then be asserted again). The controller will then deassert REQ. The host will then deassert ACK.

Following the status byte transfer, a completion message byte of all zero's will be transferred to indicate operation complete. The controller will assert the MSG line (along with I/O and C/D) and then assert REQ. The Host may read the completion message byte on the data bus and assert ACK (if ACK is not asserted within 256 microseconds, the controller will deassert the MSG line and attempt to transfer a status byte). The controller will respond by deasserting REQ. The Host will then deassert ACK. At this point BSY and all other controller I/O lines will be deasserted and the controller will return to an IDLE LOOP awaiting the next selection sequence.




FIGURE 8. STATUS AND COMPLETION SEQUENCE TIMING

5.0 CONTROLLER COMMAND DESCRIPTOR BLOCK

Following the controller selection sequence the controller will request a command descriptor block (CDB) which, depending on the class of command, may be either 6 or 10 bytes in length. The first byte of the CDB contains the command class and the command operation code. The remaining bytes specify the drive logical unit number (LUN), logical sector address, number of sectors to be transferred or a destination device (Copy Command), and a control field byte.

Commands are categorized into four classes as indicated:

- Class 0 - Utility, Data Transfer and Status Commands
- Class 1 - Disk Copy Commands
- Class 2-5,7 - Reserved
- Class 6 - Floppy Disk Track Format Selection

The controller descriptor blocks in Command Class 0 and 6 are 6 bytes long, and those in Class 1 are 10 bytes long.

The controller will check all incoming command descriptor blocks for validity and will also check (if enabled) all CDB's and data for odd parity (see section 9.1). A parity error will cause an immediate halt of the command or data transfer. This will not cause incorrect data to be written because the write does not occur until the sector buffer has been filled. An error in the command structure will cause a status byte transfer to occur upon completion of the CDB transfer.

5.1 COMMAND DESCRIPTION (CLASS 0)

****WARNING!****

Commands READ and WRITE require that the floppy diskette used be formatted. If unformatted, the controller will appear to "hang" - i.e., continue waiting for a data address mark. (Reset to clear this condition if it should occur).

Opcode (Hex)

Description

- 00 Test drive ready - Selects the drive and verifies drive ready. The ready condition is indicated by the status byte. A not-ready drive will cause bit 1 of the status byte to be set.
- 01 Recalibrate. Positions the R/W of selected drive arm to Track 00, clears error status in the drive.
- 02 Request Syndrome - returns two bytes of error offset and syndrom to the Host System for Host error correction capability (see Table 3). The first byte is offset in the data field of the error location. The most significant 3 bits of the second byte point to the beginning of the error location. The least significant 4 bits of the second byte are the syndrome which is a data correction mark to be exclusive or'ed with the faulty data. This command is only valid if the automatic data correction has been disabled.

	MSB				LSB			
	7	6	5	4	3	2	1	0
BYTE 1	BYTE OFFSET							
BYTE 2	BIT OFFSET			0	SYNDROME			

TABLE 3

- 03 Request Sense. This command must be issued immediately after an error. It returns 4 bytes of drive and controller sense for the specified LUN. (See copy block for exception)
- 04 Format Drive. Formats all blocks with ID field set according to interleave code. The data field contains E5 Hex.
- 05 Spare.
- 06 Format Track. *Formats the specified track with bad block flag cleared in all blocks of that track. Writes E5 Hex in the data fields.
- 07 Format Bad Track *(bad block flag). Formats the specified track with bad block flag set in the ID fields (bit 7 of the Head Address byte set). Writes E5 Hex in the data fields.
- 08 Read. Reads the specified number of blocks starting from initial block address given in the CDB. (See Warning above!)
- 09 Reserved.
- 0A Write. Writes the specified number of blocks starting from initial block address given in the CDB. (See Warning above!)
- 0B Seek. Initiates seek to specified block and immediately returns completion status before the seek is complete for those drives capable of overlap seek.

The track is addressed via the logical sector address, which may be any address within the desired track.

5.1.2 COMMAND DESCRIPTION (CLASS 1)

Opcode (Hex)	Description
-------------------------	--------------------

00	Copy Blocks. Copies the specified number of blocks from Source LUN starting at the specified Logical address to Destination LUN starting at the specified Logical address. The number of sectors transferred may be from 1 to 256. The completion status byte will indicate the source LUN. If an error occurs, a Request Sense command is issued to the source LUN. The sense will indicate the type of error for the appropriate LUN. Note the data in the blocks will be truncated or appended with undefined data if the Source and Destination block sizes are not the same (e.g. Source block size - 128 bytes/sector, and Destination block size - 256 bytes/sector).
----	--

5.1.3 COMMAND DESCRIPTION (CLASS 6)

Opcode (Hex)	Description
-------------------------	--------------------

00	Define Floppy Disk Track Format. The Track format code in byte 6 of the CDB defines the track format for the LUN. The Track Format Codes are as follows:
----	--

Track Format Code (Hex)	Description
------------------------------------	--------------------

00	Single Density, Single Sided. All tracks - FM recording, 128 bytes/sector, 26 sectors/track.
01	Single Density, Double Sided. All tracks - FM recording, 128 bytes/sector, 26 sectors/track.
02	Double Density, Single Sided. Side 0, Cylinder 0 - FM Recording, 128 bytes/sector, 26 sectors/track. All other tracks - MFM recording, 256 bytes/sector, 26 sectors/track.
03	Double Density, Double Sided. Side 0, Cylinder 0 - FM recording, 128 bytes/sector, 26 sectors/track. All other track - MFM recording, 256 bytes/sector, 26 sectors/track.

NOTE: If track format information for floppy is not specified after each reset or power-on, the default mode will be taken from the drive type selection dipswitch as follows:

Switch Setting	Mode
---------------------------	-------------

OFF-ON	Single density, single sided (same as track format code 00)
--------	---

OFF-OFF	Single density, double sided (same as track format code 01)
---------	---

Refer to Section 9.2 for switch setup instructions.

5.2 COMMAND FORMAT


5.2.1 CLASS 0 COMMANDS

	7	6	5	4	3	2	1	0
byte #1	0	0	0	opcode				
byte #2	LUN			logical adr2** (MS)				
byte #3	logical adr1**							
byte #4	logical adr0** (LS)							
byte #5	number of blocks*							
byte #6	control***							

* Interleave factor for Format, Check Track Format commands.

** Refer to Section 5.5 Logical Address.

*** The control field is defined as follows:



5.2.2 CLASS 1 COMMANDS

	7	6	5	4	3	2	1	0
byte #1	0	0	1	opcode				
byte #2	0	LUN/s		logical adr2/s* (MS)				
byte #3	logical adr1/s*							
byte #4	logical adr0/s* (LS)							
byte #5	number of blocks							
byte #6	0	LUN/d		logical adr2/d* (MS)				
byte #7	logical adr1/d*							
byte #8	logical adr0/d* (LS)							
byte #9	spare							
byte #10	control (section 5.2.1)							

where 's' indicates the source device and 'd' indicates the destination device.

* Refer to Section 5.5 Logical Address

5.2.3 CLASS 6 COMMANDS

	7	6	5	4	3	2	1	0
byte #1	1	1	0	opcode				
byte #2	LUN			N/A				
byte #3	N/A							
byte #4	N/A							
byte #5	N/A							
byte #6	Track Format Code							

NOTE: See Class 6 Command Description for more information and default modes for floppy drives.


5.3 STATUS FORMAT

5.3.1 Completion Status Byte Format

At the normal termination of a command or following a fatal error, the controller will cause a status byte to be transferred from the controller to the Host. Bit 0, the least significant bit of the status byte, will be set equal to 1 if the controller detects a parity error during a command or data transfer to the controller. Bit 1 will be set = 1 if the controller detects an error condition. Bits 5 and 6 represent the LUN of the device where the error occurred. If no error occurs, bit 0 - 4 will be set equal to 0.

Following the transfer of the status byte, the MSG line will be asserted to indicate a completion message. At this time the message consists of a single byte transfer with all bits set = 0.

Prior to an error condition the controller, unless disabled (see section 5.2.1 Control Field), will retry 3 times before posting the error.




- Bit 0 Parity error during transfer from host to controller.
- Bit 1 Error occurred during command execution.
- Bit 2-4 Spare (set to zero).
- Bit 5-7 Logical unit number of the drive.

5.3.2 DRIVE AND CONTROLLER SENSE BLOCK

Following an error indication from the status byte, the Host may perform a REQUEST SENSE command to obtain more detailed information about the error.

The REQUEST SENSE command will transfer a block of 4 bytes to the Host system.



*Refer to Section 5.5 Logical Address

5.4 ERROR CODES

5.4.1 TYPE 0 (DRIVE) ERROR CODES

0	No error
1	No Index signal
2	No Seek Complete
3	Write Fault (SA1000 only)
4	Drive not ready
5	Drive not selected (SA1000 only)
6	No Track 00

5.4.2 TYPE 1 (CONTROLLER) ERROR CODES

0	ID read error. ECC or CRC (floppy) error in the ID field (uncorrectable).
1	Uncorrectable data error during a read.
2	ID Address Mark not found (possibly unformatted disk).
3	Data Address Mark not found.
4	Record not found. Found correct cylinder and head but not sector.
5	Seek error. R/W head positioned on a wrong cylinder and/or selected a wrong head.
6	DMA Data time out error. No Host acknowledge within 256 μ s.
7	Write protected. (SA800/850 only)
8	Correctable data field error. ECC error (automatic correction if not disabled).
9	Bad track found
A	Format Error. The controller detected that during the Check Track command, the format on the drive was not as expected.

5.4.3 TYPE 2 (COMMAND) ERROR CODES

- 0 Invalid Command received from the host.
- 1 Illegal logical sector address. Address is beyond the maximum address for the type of drive.
- 2 Illegal function for the specified drive.

5.5.4 TYPE 3 (MISC) ERROR CODES

- 0 RAM error. Data error detected during Sector buffer RAM diagnostic.

5.5 LOGICAL ADDRESS

The logical address is computed as follows:

$$\text{Logical adr} = (\text{CYADR} * \text{HDCYL} + \text{HDADR}) * \text{SETRK} + (\text{SEADR})$$

Where: CYADR = cylinder address
HDADR = head address
SEADR = sector address
HDCYL = number of heads per cylinder
SETRK = number of sectors per track

Bit 0 of Logical adr 0 = the least significant bit.
Bit 4 of Logical adr 2 = the most significant bit.

Note: All addresses begin with 00.

6.0 SECTOR INTERLEAVE CODES

In order to tailor host system data transfer speed to the disk rotational speed, sector interleaving is offered. Sixteen interleave codes are offered numbered 1 to 16. Not all interleave codes will result in optimum sector interleave, therefore the interleave should be chosen carefully. In order to maintain IBM floppy disk compatibility in interleave code of 1 should be used. This will result in a non-interleave condition.

6.1 SELECTING THE RIGID DISK INTERLEAVE CODE

The interleave code given during the format command is used to calculate the logical sector number for the rigid disk as follows: $\text{Logical Sector} = (\text{Physical Sector} \times \text{Interleave code}) \pmod{32}$. Note: when the logical sector number exceeds 31 the next logical sector is the lowest available physical sector. This does not always create a true modulo function.

Two examples of interleave codes are shown:

Interleave code of 2:

Physical:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Logical:	0	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30
Physical:	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Logical:	1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31

Interleave code of 11:

Physical:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Logical:	0	11	22	1	12	23	2	13	24	3	14	25	4	15	26	5
Physical:	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Logical:	16	27	6	17	28	7	18	29	8	19	30	9	20	31	10	21

Code	Number of Disk Revolutions Required to Read One Track	Time available to Transfer one Byte of Data (including controller time)	Minimum Number of Idle Sectors Between Reads
11	3	4.7 μ s	2
8	4	7.0 μ s	3
6	6	9.4 μ s	4
5	7	11.7 μ s	5
4	8	16.4 μ s	7
3	11	23.4 μ s	10
2	16	35.1 μ s	15
1	32	72.5 μ s	31

* (for SA1400 series controllers operating with SA1000 series drives - double density, 32 sectors, 256 bytes/sector.)
Note: Other codes will work, but require more revolutions of the disk to read all sectors of one track.

TABLE 3. INTERLEAVE CODE SELECTION CHART*

7.0 DIAGNOSTIC PHILOSOPHY

7.1 BOARD RESIDENT MICRODIAGNOSTIC

Fault Isolation Microdiagnostic (Optional)

The controller can be further checked out off-line by initiating explicit microdiagnostic routines via optional firmware diagnostic sets. The routines are initiated by a set of control switches. Errors will be displayed in a set of LED's. Each microdiagnostic checks the functionality of a particular section of the controller and is able to isolate failures in the following major categories:

- ALU
- Registers
- Sector Buffer
- ECC Logics

Fault-isolation techniques can be concentrated on the failing section.

8.0 STATUS LED ERROR INTERPRETATION

Drive/controller error conditions are displayed on the 8 LED display lights provided near the J10 DC power connector (see Figures 11). The following list of hexadecimal numbered error codes describe error meanings. Note that these error codes do not necessarily match the request sense block error codes. LED number 7 is the MSB.

01	No Index Detected
02	No Track Zero Detected
03	Illegal Logical Sector Address - beyond maximum sectors available for type of drive
04	Drive Not Selected (SA1000 only)
05	No Seek Complete Detected
06	ID Address Mark Not found (unformatted)
07	Data Address Mark Not found
08	Seek Error - R/W head not positioned on correct track
09	Record Not found - found correct cylinder and head but not sector
0A	ID ECC or CRC error (uncorrectable)
0B	DMA Timeout Error - no Host acknowledge within 256 μ sec after request.
0C	Invalid Command Received from Host
0D	Incorrect Data Address Mark
0E	Incorrect ID Address Mark
0F	Incorrect Cylinder Address
10	Incorrect Sector Address
11	Incorrect Head Address
12	Uncorrectable Data Field ECC or CRC error
13	Correctable Data Field ECC error
14	Drive Not Ready
15	Write Fault (SA1000 and SA4000/4100 only)
16	Spare
17	Write Protected (SA800/850 only)
18	RAM Diagnostic Error
19-1F	Spare
20	Parity Error
21	Bad Sector found - a sector within a track that has been flagged bad has been found.
22	Invalid function for this drive type.

9.0 CONTROLLER OPTION SELECTION

9.1 PARITY SELECT JUMPERS

Odd parity may be used by the Host system for data integrity verification. The controller will always output odd parity to the Host system.

Odd parity checking by the controller may be allowed or inhibited by moving a 3 position jumper plug at W2 located near the J6 Host connector (see Figure 11). With jumper at position A + B the controller will test for odd parity on all data input to the controller. With jumper at position B + C the controller will not check for parity (normally shipped in A + B).

9.2 DRIVE TYPE SELECTION DIPSWITCH

The dipswitch settings for various types of drives for the SA1403D are shown below:

Prom Set AS30 — I, II, III, IV

CUSTOMER FIRMWARE: (DIP SWITCH set-up procedure)

Location: 2H

Switch Bits	8	7	6	5	4	3	2	1	
Field Definition	LUN 0 Drive Type		LUN 1 Drive Type		LUN 2 Drive Type		LUN 3 Drive Type		O F F O N

Drive Type	Switch Setting		Description	
	Even	Odd		
0	on	on	SA1002	2 heads, 256 cylinders 4 heads, 256 cylinders 1 head, 77 cylinders 2 heads, 77 cylinders
1	on	off	SA1004	
2	off	on	SA800	
3	off	off	SA850	

EXAMPLE:

LOCATION: 23

	8	7	6	5	4	3	2	1	
	LUN 0 Drive Type		LUN 1 Drive Type		LUN 2 Drive Type		LUN 3 Drive Type		O F F O N
	on on		off on		on off		off off		

Drive 0 is set up for SA1002

Drive 1 is set up for SA800

Drive 2 is set up for SA1004

Drive 3 is set up for SA850

10.0 TRACK FORMAT DESCRIPTION

10.1 26 SECTOR FORMAT

The 26 sector format is an IBM compatible format which employs FM single density encoding on all tracks of the single density format (IBM 3740 compatible) and on track 0, side 0 of the double density format. This format yields 26 sectors of 128 bytes per sector.

The remainder of the tracks on the double density formats are encoded with MFM double density which yields 26 sectors of 256 bytes per sector (IBM system 34 compatible). Figure 9 shows the two type of encoding utilized.




FIGURE 9. 26 SECTOR FORMAT - SA800/850

10.2 32 SECTOR FORMAT

The 32 sector format employs MFM encoding on all tracks of the SA1000. This format yields 32 sectors of 256 bytes per sector. Figure 10 shows the 32 sector format.




FIGURE 10. 32 SECTOR FORMAT - SA1000

11.0 DRIVE JUMPER SETTINGS

11.1 JUMPER SETTINGS FOR SA800/801 FLOPPY

The following information is contained in the SA800/801 Diskette Storage Drive OEM Manual, Shugart Associates, 1977.

Jumper Name	Function (Enabled if Jumper Installed)
A	Install enable DRSEL to drive selection
B	Install, Head Load on Drive Select
C	Remove, Drive Select loads heads
D	Remove, In Use to LED is disabled
DC	Remove, Disable Disk Change to return to controller
DS	Install enable stepper on Drive Select
DS1-4	Install one only, DS1 = LUN 0 (Drive Select)
HL	Remove, Head load on Drive Select
L	Jumper for -5V (remove for -15V), controller requires -5V only
T1	Remove, Head Load terminator
T2	Install, Pullup for Drive Select lines
T3	Install, Direction terminator
T4	Install, Step terminator
T5	Install, Write Data terminator
T6	Install, Write Gate terminator
X	Install, Head Load Enable
Y	Remove, Disable Hdd from driving LED
Z	Install drive select drives in use LED
800	Install, enables 800 index only operation
801	Remove, disables 801 mode operation

11.2 JUMPER SETTINGS FOR SA850/851 FLOPPY

Jumper Name	Function (Enabled if Jumper Installed)
--------------------	---

Controller is compatible with the factory jumper configuration. See SA850/851 OEM Manual.

Note: Jumpers must be set for SA850, not SA851

11.3 JUMPER SETTINGS FOR SA1000 WINCHESTER

Jumper Name	Function (Enabled if Jumper Installed)
--------------------	---

Controller is compatible with the factory jumper configuration. See SA1000 OEM Manual.




FIGURE 11. SA1403D DIMENSIONAL DRAWING




FIGURE 12. SA1403D FUNCTIONAL BLOCK DIAGRAM

Notes

WESTERN DIGITAL CORPORATION

FD179X-02

Floppy Disk Formatter/Controller Family

FEATURES

- TWO VFO CONTROL SIGNALS — RG & VFOE
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS
 - IBM 3740 Single Density (FM)
 - IBM System 34 Double Density (MFM)
 - Non IBM Format for Increased Capacity
- READ MODE
 - Single/Multiple Sector Read with Automatic Search or Entire Track Read
 - Selectable 128, 256, 512 or 1024 Byte Sector Lengths
- WRITE MODE
 - Single/Multiple Sector Write with Automatic Sector Search
 - Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
 - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status
 - DMA or Programmed Data Transfers
 - All Inputs and Outputs are TTL Compatible
 - On-Chip Track and Sector Registers/Comprehensive Status Information

PROGRAMMABLE CONTROLS


- Selectable Track to Track Stepping Time
- Side Select Compare
- INTERFACES TO WD1691 DATA SEPARATOR
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT

179X-02 FAMILY CHARACTERISTICS

FEATURES	1791	1792	1793	1794	1795	1797
Single Density (FM)	X	X	X	X	X	X
Double Density (MFM)	X		X		X	X
True Data Bus			X	X		X
Inverted Data Bus	X	X			X	
Write Precomp	X	X	X	X	X	X
Side Selection Output					X	X

APPLICATIONS

8" FLOPPY AND 5 1/4" MINI FLOPPY CONTROLLER
SINGLE OR DOUBLE DENSITY
CONTROLLER/FORMATTER



FD179X SYSTEM BLOCK DIAGRAM

PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION																									
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.																									
19	MASTER RESET	\overline{MR}	A logic low (50 microseconds min.) on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.																									
20	POWER SUPPLIES	V _{ss}	Ground																									
21		V _{cc}	+5V ± 5%																									
40		V _{cc}	+12V ± 5%																									
COMPUTER INTERFACE:																												
2	WRITE ENABLE	\overline{WE}	A logic low on this input gates data on the DAL into the selected register when \overline{CS} is low.																									
3	CHIP SELECT	\overline{CS}	A logic low on this input selects the chip and enables computer communication with the device.																									
4	READ ENABLE	\overline{RE}	A logic low on this input controls the placement of data from a selected register on the DAL when \overline{CS} is low.																									
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under \overline{RE} and \overline{WE} control: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>\overline{CS}</th> <th>A1</th> <th>A0</th> <th>\overline{RE}</th> <th>\overline{WE}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Status Reg</td> <td>Command Reg</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Track Reg</td> <td>Track Reg</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Sector Reg</td> <td>Sector Reg</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Data Reg</td> <td>Data Reg</td> </tr> </tbody> </table>	\overline{CS}	A1	A0	\overline{RE}	\overline{WE}	0	0	0	Status Reg	Command Reg	0	0	1	Track Reg	Track Reg	0	1	0	Sector Reg	Sector Reg	0	1	1	Data Reg	Data Reg
\overline{CS}	A1	A0	\overline{RE}	\overline{WE}																								
0	0	0	Status Reg	Command Reg																								
0	0	1	Track Reg	Track Reg																								
0	1	0	Sector Reg	Sector Reg																								
0	1	1	Data Reg	Data Reg																								
7-14	DATA ACCESS LINES	DAL0-DAL7	Eight bit Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by \overline{WE} or transmitter enabled by \overline{RE} . Each line will drive 1 standard TTL load.																									
24	CLOCK	CLK	This input requires a free-running 50% duty cycle square wave clock for internal timing reference, 2 MHz ± 1% for 8" drives, 1 MHz ± 1% for mini-floppies.																									
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.																									
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.																									
FLOPPY DISK INTERFACE:																												
15	STEP	STEP	The step output contains a pulse for each step.																									
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.																									
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.																									
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.																									

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated steppers.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged. It is typically derived from a 1 shot triggered by HLD.
25	READ GATE (1791, 1792, 1793, 1794)	RG	This output is used for synchronization of external data separators. The output goes high after two Bytes of zeros in single density, or 4 Bytes of either zeros or ones in double density operation.
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When U = 1, SSO is set to a logic 1. When U = 0, SSO is set to a logic 0. The SSO is compared with the side information in the Sector I.D. Field. If they do not compare Status Bit 4 (RNF) is set. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 200 ns (MFM) or 500 ns (FM) output pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field. This pin has an internal 100K Ohm pull-up resistor.
34	TRACK 00	TR00	This input informs the FD179X that the Read/Write head is positioned over Track 00.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
35	INDEX PULSE	\bar{IP}	This input informs the FD179X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	\overline{DDEN}	This input pin selects either single or double density operation. When $\overline{DDEN} = 0$, double density is selected. When $\overline{DDEN} = 1$, single density is selected. This line must be left open on the 1792/4.

GENERAL DESCRIPTION

The FD179X are N-Channel Silicon Gate MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is TTL compatible on all inputs and outputs. The outputs will drive ONE TTL load or three LS loads. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793 respectively. On these devices, \overline{DDEN} must be left open.

ORGANIZATION

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register — This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR) — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.


CRC Logic — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is: $G(x) = x^{16} + x^{12} + x^5 + 1$.

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU) — The ALU is a serial comparator, incrementer, and decrements and is used for register modification and comparisons with the disk recorded ID field.

Timing and Control — All computer and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD179X has two different modes of operation according to the state of \overline{DDEN} . When $\overline{DDEN} = 0$ double density (MFM) is assumed. When $\overline{DDEN} = 1$, single



FD179X BLOCK DIAGRAM

density (FM) is assumed. 1792 & 1794 are single density only.

AM Detector — The address mark detector detects ID, data and index address marks during read and write operations.

PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signals RE during a Read operation or WE during a Write operation are interpreted as selecting the following registers:

A1 - A0	READ (RE)	WRITE (WE)
0 0	Status Register	Command Register
0 1	Track Register	Track Register
1 0	Sector Register	Sector Register
1 1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data

Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density.

GENERAL DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

Sector Length Table*	
Sector Length Field (hex)	Number of Bytes in Sector (decimal)
00	128
01	256
02	512
03	1024

*1795/97 may vary — see command summary.

The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table)

For read operations in 8" double density the FD179X requires RAW READ Data (Pin 27) signal which is a 200 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) on 1791/92/93/94 which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the VFOE (Pin 33) is provided for phase lock loop synchronization. VFOE will go active low when:

- Both HLT and HLD are True
- Settling Time, if programmed, has expired
- The 179X is inspecting data off the disk

If WF/VFOE is not used, leave open or tie to a 10K resistor to +5.

GENERAL DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM (DDEN = 1) and 200 ns pulses in MFM (DDEN = 0). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written EARLY. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

READY

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

COMMAND DESCRIPTION

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

TABLE 1. COMMAND SUMMARY

A. Commands for Models: 1791, 1792, 1793, 1794

B. Commands for Models: 1795, 1797

Type Command	Bits								Bits							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
I Restore	0	0	0	0	h	V	r ₁	r ₀	0	0	0	0	h	V	r ₁	r ₀
I Seek	0	0	0	1	h	V	r ₁	r ₀	0	0	0	1	h	V	r ₁	r ₀
I Step	0	0	1	T	h	V	r ₁	r ₀	0	0	1	T	h	V	r ₁	r ₀
I Step-in	0	1	0	T	h	V	r ₁	r ₀	0	1	0	T	h	V	r ₁	r ₀
I Step-out	0	1	1	T	h	V	r ₁	r ₀	0	1	1	T	h	V	r ₁	r ₀
II Read Sector	1	0	0	m	S	E	C	0	1	0	0	m	L	E	U	0
II Write Sector	1	0	1	m	S	E	C	a ₀	1	0	1	m	L	E	U	a ₀
III Read Address	1	1	0	0	0	E	0	0	1	1	0	0	0	E	U	0
III Read Track	1	1	1	0	0	E	0	0	1	1	1	0	0	E	U	0
III Write Track	1	1	1	1	0	E	0	0	1	1	1	1	0	E	U	0
IV Force Interrupt	1	1	0	1	l ₃	l ₂	l ₁	l ₀	1	1	0	1	l ₃	l ₂	l ₁	l ₀

FLAG SUMMARY

TABLE 2. FLAG SUMMARY

Command Type	Bit No(s)		Description																			
I	0, 1	r ₁ r ₀ = Stepping Motor Rate See Table 3 for Rate Summary																				
I	2	V = Track Number Verify Flag	V = 0, No verify V = 1, Verify on destination track																			
I	3	h = Head Load Flag	h = 1, Load head at beginning h = 0, Unload head at beginning																			
I	4	T = Track Update Flag	T = 0, No update T = 1, Update track register																			
II	0	a ₀ = Data Address Mark	a ₀ = 0, FB (DAM) a ₀ = 1, FB (deleted DAM)																			
II	1	C = Side Compare Flag	C = 0, Disable side compare C = 1, Enable side compare																			
II & III	1	U = Update SSO	U = 0, Update SSO to 0 U = 1, Update SSO to 1																			
II & III	2	E = 15 MS Delay	E = 0, No 15 MS delay E = 1, 15 MS delay																			
II	3	S = Side Compare Flag	S = 0, Compare for side 0 S = 1, Compare for side 1																			
II	3	L = Sector Length Flag	<table border="1"> <thead> <tr> <th colspan="4">LSB's Sector Length in ID Field</th> </tr> <tr> <th></th> <th>00</th> <th>01</th> <th>10</th> <th>11</th> </tr> </thead> <tbody> <tr> <td>L = 0</td> <td>256</td> <td>512</td> <td>1024</td> <td>128</td> </tr> <tr> <td>L = 1</td> <td>128</td> <td>256</td> <td>512</td> <td>1024</td> </tr> </tbody> </table>	LSB's Sector Length in ID Field					00	01	10	11	L = 0	256	512	1024	128	L = 1	128	256	512	1024
LSB's Sector Length in ID Field																						
	00	01	10	11																		
L = 0	256	512	1024	128																		
L = 1	128	256	512	1024																		
II	4	m = Multiple Record Flag	m = 0, Single record m = 1, Multiple records																			
IV	0-3	l _x = Interrupt Condition Flags l ₀ = 1 Not Ready To Ready Transition l ₁ = 1 Ready To Not Ready Transition l ₂ = 1 Index Pulse l ₃ = 1 Immediate Interrupt, Requires A Reset l ₃ l ₀ = 0 Terminate With No Interrupt (INTRQ)																				

*NOTE: See Type IV Command Description for further information.

TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (R0 1), which determines the stepping motor rate as defined in Table 3.

A 2 μ s (MFM) or 4 μ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12 μ s before the first stepping pulse is generated.

The rates (shown in Table 3) can be applied to a Step-Direction Motor through the device interface.

TABLE 3. STEPPING RATES

CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
DDEEN	0	1	0	1	X	X
R1 R0	TEST-1	TEST-1	TEST-1	TEST-1	TEST-0	TEST-0
0 0	3 ms	3 ms	6 ms	6 ms	184 μ s	368 μ s
0 1	6 ms	6 ms	12 ms	12 ms	190 μ s	380 μ s
1 0	10 ms	10 ms	20 ms	20 ms	198 μ s	396 μ s
1 1	15 ms	15 ms	30 ms	30 ms	208 μ s	416 μ s


After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation.

The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated. If V = 0, no verification is performed.

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0), or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



HEAD LOAD TIMING

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as status Bit 5 in Type I status.

In summary for the Type I commands: if h = 0 and V = 0, HLD is reset. If h = 1 and V = 0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h = 0 and V = 1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h = 1 and V = 1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.


For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

RESTORE (SEEK TRACK 0)

Upon receipt of this command the Track 00 (TR00) input is sampled. If TR00 is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TR00 is not active low, stepping pulses (pins 15 to 16) at a rate specified by the r1 r0 field are issued until the TR00 input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the TR00 input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit, providing the V flag is set. A verification operation also takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state and that the DRQ pin stays low.

SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of



TYPE 1 COMMAND FLOW


the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the τ_{10} field, a verification takes place if the V flag is on. If the U flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the U



TYPE 1 COMMAND FLOW


flag is on, the Track Register is incremented by one. After a delay determined by the τ_{10} field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the U flag is on, the Track Register is decremented by one. After a delay determined by the τ_{10} field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

EXCEPTIONS

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.




TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is

then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.




Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next

record. The FD179X will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the FD179X is instructed to read sector 27 and there are only 26 on the track, the sector register exceeds the number available. The FD179X will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

The Type II commands for 1791-94 also contain side select compare flags. When C = 0 (Bit 1) no side comparison is made. When C = 1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag (Bit 3). If the S flag compares with the side number recorded in the ID field, the FD179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.




TYPE II COMMAND

The Type II and III commands for the 1795-97 contain a side select flag (Bit 1). When U = 0, SSO is updated to 0. Similarly, U = 1 updates SSO to 1. The chip compares the SSO to the ID field. If they do not compare within 5 revolutions the interrupt line is made active and the RNF status bit is set.


The 1795-7 READ SECTOR and WRITE SECTOR commands include a 'L' flag. The 'L' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatibility, the 'L' flag should be set to a one.

READ SECTOR

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address



TYPE II COMMAND



TYPE II COMMAND

Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the ID field is searched for and verified again followed by the Data Address Mark search. If after 5 revolutions the DAM cannot be found, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

STATUS

BIT 5

- 1 Deleted Data Mark
- 0 Data Mark

WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the ^{a0} field of the command as shown below:

- ^{a0} Data Address Mark (Bit 0)
- 1 Deleted Data Mark
- 0 Data Mark

The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. For a 2 MHz clock the INTRQ will set 8 to 12 μ sec after the last CRC byte is written. For partial sector writing, the proper method is to write the data and fill the balance with zeroes. By letting the chip fill the zeroes, errors may be masked by the lost data status and improper CRC Bytes.

TYPE III COMMANDS

READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDRESS	SIDE NUMBER	SECTOR ADDRESS	SECTOR LENGTH	CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the user. At the end of the operation an interrupt is generated and the Busy Status is reset.



READ TRACK

Upon receipt of the READ track command, the head is loaded, and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An interrupt is generated at the completion of the command.

This command has several characteristics which make it suitable for diagnostic purposes. They are: the Read Gate

is not activated during the command; no CRC checking is performed; gap information is included in the data stream; the internal side compare is not performed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule the Lost Data status flag is set.

The ID A.M., ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.



CONTROL BYTES FOR INITIALIZATION

DATA PATTERN IN DR (HEX)	FD179X INTERPRETATION IN FM (DDEN = 1)	FD1791/3 INTERPRETATION IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

*Missing clock transition between bits 4 and 5

**Missing clock transition between bits 3 & 4

WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with a large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the RW head over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

The CRC generator is initialized when a data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to in-

sure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:


- I₀ = Not-Ready to Ready Transition
- I₁ = Ready to Not-Ready Transition
- I₂ = Every Index Pulse
- I₃ = Immediate Interrupt


The conditional interrupt is enabled when the corresponding bit positions of the command (I₃ - I₀) are set to a 1. Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred. If I₃ - I₀ are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition (I₃ = 1) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.

Wait 8 micro sec (double density) or 16 micro sec (single density) before issuing a new command after issuing a forced interrupt (times double when clock = 1 MHz). Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition (I₁ = 1) and the Every Index Pulse (I₂ = 1) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT-READY or the next Index Pulse will cause an interrupt condition.





STATUS REGISTER

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

(BITS)							
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Status varies according to the type of command executed as shown in Table 4.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are: (times double when clock = 1 MHz)

Operation	Next Operation	Delay Req'd.	
		FM	MFM
Write to Command Reg.	Read Busy Bit (Status Bit 0)	12 μ s	6 μ s
Write to Command Reg.	Read Status Bits 1-7	28 μ s	14 μ s
Write Any Register	Read From Diff. Register	0	0

IBM 3740 FORMAT — 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

IBM 3740 FORMAT — 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	FF (or 00)*
6	00
1	FC (Index Mark)
* 26	FF (or 00)*
6	00
1	FE (ID Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number (1 thru 1A)
1	00 (Sector Length)
1	F7 (2 CRC's written)
11	FF (or 00)*
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
27	FF (or 00)*
247**	FF (or 00)*


- *Write bracketed field 26 times
- **Continue writing until FD179X interrupts out. Approx. 247 bytes.
- 1-Optional '00' on 1795/7 only.

IBM SYSTEM 34 FORMAT- 256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	4E
12	00
3	F6 (Writes C2)
1	FC (Index Mark)
* 50	4E
12	00
3	F5 (Writes A1)
1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01 (Sector Length)
1	F7 (2 CRCs written)
22	4E
12	00
3	F5 (Writes A1)
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRCs written)
54	4E
598**	4E

- *Write bracketed field 26 times
- **Continue writing until FD179X interrupts out. Approx. 598 bytes.



IBM TRACK FORMAT

1. NON-IBM FORMATS

Variations in the IBM formats are possible to a limited extent if the following requirements are met:


- Sector size must be 128, 256, 512 or 1024 bytes.
- Gap 2 cannot be varied from the IBM format.
- 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the FD179X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for FD179X operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the IBM format be used for highest system reliability.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
.	6 bytes 00	12 bytes 00
.		3 bytes A1
Gap III**	10 bytes FF	24 bytes 4E
	4 bytes 00	8 bytes 00
		3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

*Byte counts must be exact.

**Byte counts are minimum, except exactly 3 bytes of A1 must be written.



READ ENABLE TIMING

TIMING CHARACTERISTICS



$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +12\text{V} \pm .6\text{V}$, $V_{SS} = 0\text{V}$, $V_{CC} = +5\text{V} \pm .25\text{V}$

READ ENABLE TIMING (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{\text{RE}}$	50			nsec	
THLD	Hold ADDR & CS from $\overline{\text{RE}}$	10			nsec	
TRE	$\overline{\text{RE}}$ Pulse Width	400			nsec	$C_L = 50 \text{ pf}$
TDRR	DRQ Reset from $\overline{\text{RE}}$		400	500	nsec	
TIRR	INTRQ Reset from $\overline{\text{RE}}$		500	3000	nsec	See Note 5
TDACC	Data Access from $\overline{\text{RE}}$			350	nsec	$C_L = 50 \text{ pf}$
TDOH	Data Hold From $\overline{\text{RE}}$	50		150	nsec	$C_L = 50 \text{ pf}$

WRITE ENABLE TIMING (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to $\overline{\text{WE}}$	50			nsec	
THLD	Hold ADDR & CS from $\overline{\text{WE}}$	10			nsec	
TWE	$\overline{\text{WE}}$ Pulse Width	350			nsec	
TDRR	DRQ Reset from $\overline{\text{WE}}$		400	500	nsec	
TIRR	INTRQ Reset from $\overline{\text{WE}}$		500	3000	nsec	See Note 5
TDS	Data Setup to $\overline{\text{WE}}$	250			nsec	
TDH	Data Hold from $\overline{\text{WE}}$	70			nsec	



INPUT DATA TIMING


WRITE ENABLE TIMING

INPUT DATA TIMING:

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw	Raw Read Pulse Width	100	200		nsec	See Note 1
tbc	Raw Read Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Tc	RCLK Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Tx ₁	RCLK hold to Raw Read	40			nsec	See Note 1
Tx ₂	Raw Read hold to RCLK	40			nsec	See Note 1

WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz) (See Note 6, Page 21)


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width		500	650	nsec	FM
			200	350	nsec	MFM
Twg	Write Gate to Write Data		2		μsec	FM
			1		μsec	MFM
Tbc	Write data cycle Time		2,3, or 4		μsec	± CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From Write Data	125			nsec	MFM
Twf	Write Gate off from WD		2		μsec	FM
			1		μsec	MFM
Twd1	WD Valid to Clk	100			nsec	CLK=1 MHZ
		50			nsec	CLK=2 MHZ
Twd2	WD Valid after CLK	100			nsec	CLK=1 MHZ
		30			nsec	CLK=2 MHZ



WRITE DATA TIMING

MISCELLANEOUS TIMING: (Times Double When Clock = 1 MHz) (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD ₁	Clock Duty (low)	230	250	20000	nsec	See Note 5 ± CLK ERROR
TCD ₂	Clock Duty (high)	200	250	20000	nsec	
TSTP	Step Pulse Output	2 or 4			μsec	See Note 5
TDIR	Dir Setup to Step		12		μsec	
TMR	Master Reset Pulse Width	50			μsec	
TIP	Index Pulse Width	10			μsec	
TWF	Write Fault Pulse Width	10			μsec	



MISCELLANEOUS TIMING

*FROM STEP RATE TABLE

NOTES:

1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
2. A PPL Data Separator is recommended for 8" MFM.
3. tbc should be 2 μ s, nominal in MFM and 4 μ s nominal in FM. Times double when CLK = 1 MHz.
4. RCLK may be high or low during RAW READ (Polarity is unimportant).
5. Times double when clock = 1 MHz.
6. Output timing readings are at $V_{OL} = 0.8v$ and $V_{OH} = 2.0v$.

Table 4. STATUS REGISTER SUMMARY

BIT	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 00	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX PULSE	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.

ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
 V_{DD} with respect to V_{SS} (ground): +15 to -0.3V

 Voltage to any input with respect to V_{SS} = +15 to -0.3V

 I_{CC} = 60 MA (35 MA nominal)

 I_{OO} = 15 MA (10 MA nominal)

 C_{IN} & C_{OUT} = 15 pF max with all pins grounded except one under test.

Operating temperature = 0°C to 70°C


Storage temperature = -55°C to +125°C

OPERATING CHARACTERISTICS (DC)
 T_A = 0°C to 70°C, V_{DD} = +12V ± .6V, V_{SS} = 0V, V_{CC} = +5V ± .25V


SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
I_{IL}	Input Leakage		10	μA	$V_{IN} = V_{DD}^{**}$
I_{OL}	Output Leakage		10	μA	$V_{OUT} = V_{DD}$
V_{IH}	Input High Voltage	2.6		V	
V_{IL}	Input Low Voltage		0.8	V	
V_{OH}	Output High Voltage	2.8		V	$I_O = -100 \mu A$
V_{OL}	Output Low Voltage		0.45	V	$I_O = 1.6 mA^*$
P_D	Power Dissipation		0.6	W	

 *1792 and 1794 I_O = 1.0 mA


**Leakage conditions are for input pins without internal pull-up resistors. Pins 22, 23, 33, 36, and 37 have pull-up resistors. See Tech Memo #115 for testing procedures.




40 LEAD CERAMIC "A" or "AL"



40 LEAD RELPACK "B" or "BL"



40 LEAD CERDIP "CL"



40 LEAD PLASTIC "P" or "PL"

Notes

APPENDIX A

CP/M-80 2.2 BIOS Programming Considerations

BIOS provides the operations necessary to access the disk drives and to interface with peripherals. The user interface with the BIOS is through a series of Entry Points. These entry points are "Jump Vectors". Each jump address corresponds to a particular subroutine which performs a specific function. The Base (+ B for the jump vectors) depends on the size of RAM memory.

BIOS Entry Vector Table

BIOS Cold Boot

Entry Point:	(Bbase + 00) - Bios
Function(s):	This entry is called only by the Boot Loader to initialize CP/M.
Argument(s):	None
Value(s) Returned:	None
Registers Saved:	None
Errors Returned:	None

BIOS Warm Boot

Entry Point:	(Bbase + 03) - Bwboot
Function(s):	Perform a Warm Start by reloading the CCP and BDOS from the disk in the A: drive, returning control to the CCP.
Argument(s):	None
Value(s) Returned:	None
Registers Saved:	None
Errors Returned:	None in registers; however, message 'Boot Err' is displayed.

BIOS Console Status

Entry Point: (Bbase + 06) - Bconst

BIOS Console Input

Entry Point: (Bbase + 09) - Bconin

BIOS Console Output

Entry point: (Bbase + 0C) - Bconot

BIOS List Output

Entry Point: (Bbase + 0F) - Bprint

BIOS Punch Output

Entry Point: (Bbase + 12) - Bpunch

BIOS Reader Input

Entry Point: (Bbase + 15) - Breadr

BIOS Home Disk

Entry Point: (Bbase + 18) - Bhome

Function(s): Sets track number to zero in preparation for disk access.

Arguments: None

Value(s) Returned: None

Registers Saved: None

Errors Returned: None

BIOS Select Disk

Entry Point:	(Bbase + 1B) - BselD
Function(s):	Select the requested logical disk. The drive that will be logged on in further operations is the default drive (or drive A if the default drive cannot be selected).
Arguments:	(C) = drive to select (00 - 0F) (E) = even if media identification required (E) = odd if media identification previously issued and no disks removed/replaced
Value(s) Returned:	(HL) = address of CP/M-compatible Disk Parameter Header if select successful (HL) = 0 otherwise
Registers Saved:	None
Errors Returned:	None

BIOS Set Track

Entry Point:	(Bbase + 1E) - Bsett
Function(s):	Stores desired track number in preparation for a disk read or write record call.
Argument(s):	(BC) = track number
Value(s) Returned:	None
Registers Saved:	None
Errors Returned:	None

BIOS Set Sector

Entry Point:	(Bbase + 21) - Bsets
Function(s):	Stores desired sector number in preparation for a read or write record call.
Argument(s):	(BC) = sector number
Value(s) Returned:	None
Registers Saved:	None
Errors Returned:	None

BIOS Set DMA Address

Entry Point: (Bbase + 24) - Bsetd
Function(s): Stores desired transfer address in preparation for a read or write a record call.
Argument(s): (BC) = transfer address
Value(s) Returned: None
Registers Saved: None
Errors Returned: None

BIOS Read Sector

Entry Point: (Bbase + 27) - Bread
Function(s): Transfer one 128 (decimal) byte record from the selected disk to the current DMA transfer address.
Argument(s): Bseld, Bsett, Bsctrn, Bsets, Bsetd previously called.
Value(s) Returned: None
Registers Saved: none
Errors Returned: (A) = 00 if no error
(A) = FF if error

BIOS Write Sector

Entry Point: (Bbase + 2A) - Bwritt
Function(s): Transfer one 128 (decimal) byte record from the current DMA transfer address to the selected disk.
Argument(s): Bseld, Bsett, Bsctrn, Bsets, Bsetd previously called.
Value(s) Returned: None
Registers Saved: None
Errors Returned: (A) = 00 if no error
(A) = FF if error

BIOS List Status

Entry Point: (Bbase + 2D) - Bprnts

BIOS Sector Translate

Entry Point: (Bbase + 30) - Bsectrn

Function(s): Translate a logical sector number into a physical sector number in preparation for a call to Bsets, the BIOS set sector call.

Argument(s): (BC) = Sector number
(0 <= (BC) < sectors per track)

(DE) = Skew table address obtained from the CP/M Disk Parameter Header

Value(s) Returned: (HL) = (BC) if (DE) = 0
(L) = [(DE) + (BC)] if (DE) = 0
(H) = (B) should be 0

Registers Saved: None

Errors Returned: None

Notes

APPENDIX B

Monitor Entry Vector Table

F000H	Cold start monitor
F003H	Warm start monitor
F006H	Keyboard status
F009H	Keyboard input
F00CH	CRT output
F00FH	Fast CRT output from C
F012H	SIO channel B input status
F015H	SIO channel B input
F018H	SIO channel B output
F01BH	Drive select
F01EH	Home r/w head
F021H	Seek to track
F024H	Read sector
F027H	Write sector
F02AH	Execute physical driver request
F02DH	Set direct CRT cursor
F030H	Direct CRT display
F033H	CRT memory block move
F036H	Return address of disk mapping table
F039H	Return address of day variable
F03CH	Return configuration status
F03FH	SIO channel B output ready status
F042H	Set configuration
F045H	Start screen print
F048H	Accessible 1-second interrupt
F04BH	Console status through iobyte
F04EH	Console input through iobyte
F051H	Console output through iobyte
F054H	Printer output through iobyte
F057H	Printer status through iobyte
F05AH	Communications input ready status
F05DH	Communications input data
F060H	Communications output data
F063H	Communications output ready status
F066H	Idle while i/o is pending
F069H	Record soft error

Notes

APPENDIX C

Documented System Storage and Structures

Z80-A Mode 2 Interrupt Vectors

FF00	SIOVO:	DEFS2	;Z80-A SIO port B xmit buffer empty
FF02	SIOV1:	DEFS2	;Z80-A SIO port B external/status change
FF04	SIOV2:	DEFS2	;Z80-A SIO port B receive data available
FF06	SIOV3:	DEFS2	;Z80-A SIO port B special receive condition
FF08	SIOV4:	DEFS2	;Z80-A SIO port A xmit buffer empty
FF0A	SIOV5:	DEFS2	;Z80-A SIO port A external/status change
FF0C	SIOV6:	DEFS2	;Z80-A SIO port A receive data available
FF0E	SIOV7:	DEFS2	;Z80-A SIO port A special receive condition
FF10	CTCVO:	DEFS2	;Z80-A CTC channel 0 interrupt
FF12*	CTCV1:	DEFS2	;Z80-A CTC channel 1 interrupt
FF14	CTCV2:	DEFS2	;Z80-A CTC channel 2 interrupt
FF16*	CTCV3:	DEFS2	;Z80-A CTC channel 3 interrupt
FF18	SYSVA:	DEFS2	;System Z80-A PIO port A interrupt
FF1A*	SYSVB:	DEFS2	;System Z80-A PIO port B interrupt
FF1C	GENVA:	DEFS2	;General purpose Z80-A PIO port A interrupt
FF1E	GENVB:	DEFS2	;General purpose Z80-A PIO port B interrupt

*Vectors used by the Monitor ROM

Keyboard Data Input FIFO Variables

FF20	fifo:	defs 16	;Console input fifo
FF30	fifcnt:	defs 1	;FIFO data counter
FF31	fifin:	defs 1	;FIFO input pointer
FF32	fifout:	defs 1	;FIFO output pointer
FF33		defs 1	;Round address

More Interrupt Vectors

FF34 expec: defs 8 ;Space for 4 vectors for expansion slot

Available Memory Pointers

FF3C availb: defs 2 ;Bottom of available memory

FF3E availt: defs 2 ;Top of available memory

End of documented storage locations

Logical to Physical Drive Mapping Tables

Seltab contains two bytes per logical CP/M drive A-P. The first byte is an index into the physical driver address table (see next table). The second byte is a unit number that is passed to the driver by the XQDVR dispatcher.

Seltab:

A:	defb	1,0	;Floppy unit 0
B:	defb	1,1	;Floppy unit 1
C:	defb	1,2	;Floppy unit 2
D:	defb	1,3	;Floppy unit 3
E:	defb	1,4	;Rigid partition 0
F:	defb	1,5	;Rigid partition 1
G:	defb	1,6	;Rigid partition 2
H:	defb	1,7	;Rigid partition 3
I:	defb	0,0	;Error driver
J:	defb	0,0	;Error driver
K:	defb	0,0	;Error driver
L:	defb	0,0	;Error driver
M:	defb	0,0	;Error driver
N:	defb	0,0	;Error driver
O:	defb	0,0	;Error driver
P:	defb	0,0	;Error driver

Physical Driver Address Table

Drvtab contains the addresses of several independent physical disk drivers. By convention, driver number 0 always returns a select error. Unused entries in Seltab should point to this trivial driver.

Drvtab:	defw	Selerr	;Select error physical driver
	defw	Dskdvr	;Disk driver (WD or SA)
	defw	0	;Empty physical driver
			;Expansion slots
	defw	0	
	defw	0	
	defw	0	
	defw	0	
	defw	0-1	;Mark last entry

Physical Driver Request Block

db	command	;FF = Select
		;00 = Write
		;01 = Read
ds	1	;For system use
db	Ldrive	;Logical drive for request (00 - 0F)
dw	Track	;Track number for request
dw	Sector	;Sector number for request
dw	Address	;Address of sector buffer for request

Time-of-Day and Timer Variables

Milsec:	ds	2	;Location incremented by CTC1 ;Interrupt
	ds	2	;(unused)
Ticker:	ds	2	;Increments once per second
Steprt:	ds	1	;WD1797 step rate
Motor:	ds	1	;Disk motor/select timeout (1 Hz)
HL→ Day:	ds	1	;01-31
Month:	ds	1	;01-12
Year:	ds	1	;80-99
Hour:	ds	1	;00-23
Minute:	ds	1	;00-59
Second:	ds	1	;00-59
Linbuf:	ds	80	;Line buffer

How To Make Monitor Calls from Basic

Several of the monitor function calls return the value in the HL register if the H register equals 0, or return the value at the address pointed to by the HL register if the H register is not zero. This convention allows Microsoft Basic Users to access these functions directly. The examples listed in this section demonstrate this feature of the ROSR ROM.

```
100 '
110 ' Make 820-II Monitor call to get address of day variable, then
120 ' Print Day, Month etc.
130 '
140 DATA Day,Month,Year,Hour,Minute,Second
150 '
160 DEFINT I
170 GETTOD = &HF039:CALL GETTOD(I)      'Return Add. of Day
180 FOR X = 0 TO 5
190   READ X$
200   PRINT USING "\ \ ##;X$,PEEK(I + X)
210 NEXT X
220 END
```

```
100 '
110 ' Do configuration status call & print value returned
120 '
130 DEFINT I
140 GETCON = &HF03C:CALL GETCON(I)      'Get config status
150 PRINT CHR$(26);                      'Clear Screen
160 PRINT "The configuration status word is - ";
170 PRINT HEX$(I);
180 PRINT " (Hex)";
190 END
```

```

100 ' Example Using Line Delete To scroll screen up.
110 ' Make 820-II Monitor Call to get address of day variable
120 ' then calculate address of line input buffer variable.
130 '
140 ' Clear screen, fill screen with characters, position
150 ' Cursor back on top line, send line delete code to CRT,
160 ' This moves the line deleted from the top of the screen
170 ' To the input buffer.
180 '
190 ' Recall deleted line from line input buffer & display
200 ' on line 23 of the screen.
210 '
220 '
230 WIDTH 255
240 PRINT CHR$(5);" ";           'Remove cursor
250 DEFINT I
260 GETTOD = &HF039:CALL GETTOD(I) 'Get address of Day Variable
270 I = I + 6           'Line input buffer is at Day + 6
280 PRINT CHR$(26);    'Clear screen
290 FOR X = 1 TO 23
300     PRINT STRING$(80,CHR$(X + 64)); 'Fill Screen
310 NEXT X
320 '
330 FOR M = 1 TO 100           'Do 100 lines
340     PRINT CHR$(30);       'Put Cursor back on top line
350     PRINT CHR$(27);"R";   'Do line delete, move deleted
360                               'Line to buffer.
370     PRINT CHR$(27);" = ";CHR$(32 + 22);CHR$(32)
380     FOR X = 0 TO 79       'Now print characters back from
390         PRINT CHR$(PEEK(I + X)); 'Input buffer
400     NEXT X
410 NEXT M
420 PRINT CHR$(26);CHR$(5);CHR$(2); 'Clear screen and
430 '                               Restore Cursor.
440 END

```

```

100 ' Example Using Line Insert To scroll screen down.
110 ' Make 820-II Monitor Call to get address of day variable
120 ' then calculate address of line input buffer variable.
130 '
140 ' Clear screen, fill screen with characters, position
150 ' Cursor back on top line, send line insert code to CRT,
160 ' This moves the line deleted from the bottom of the screen
170 ' To the input buffer.
180 '
190 ' Recall deleted line from line input buffer & display
200 ' on the first line of the screen.
210 '
220 '
230 WIDTH 255
240 PRINT CHR$(5);" "; 'Remove cursor
250 DEFINT I
260 GETTOD = &HF039:CALL GETTOD(I) 'Get address of Day Variable
270 I = I + 6 'Line input buffer is at Day + 6
280 PRINT CHR$(26); 'Clear screen
290 FOR X = 1 TO 23
300 PRINT STRING$(80,CHR$(X + 64)); 'Fill Screen
310 NEXT X
320 '
330 FOR M = 1 TO 100: 'Do 100 lines
340 PRINT CHR$(30); 'Put Cursor back on top line
350 PRINT CHR$(27);"E"; ' Do line insert, move deleted
360 'Line to buffer.
370 PRINT CHR$(27);" = ";CHR$(32 + 22);CHR$(32)
380 FOR X = 0 TO 79 'Now print characters back from
390 PRINT CHR$(PEEK(I + X)); 'Input buffer
400 NEXT X
410 NEXT M
420 PRINT CHR$(26);CHR$(5);CHR$(2); 'Clear screen and
430 ' Restore Cursor.
440 END

```

Bank Switching

- The Bank control switch is bit 7 of port 1C.
Bit 7 = 0 = Bank 1 (RAM)
Bit 7 = 1 = Bank 0 (ROM)
- Change bit 7 only: Bits 0 through 6 should be maintained.
- Bank 0 and 1 are mutually exclusive; data movement to or from one bank will not affect the other.
- When bank switching, the driver code must be executed at C000h or above; the upper 16K (C000h-FFFFh) is common memory to both banks.

For example,

```
DI
IN A,(1Ch)    ;read port
SET 7,a       ;set bit
EI
OUT (1Ch),a   ;output
```

```
DI
IN A,(1Ch)
RES 7,a       ;reset bit
EI
OUT (1Ch)
```


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

0191

```
title Balcones Operating System for the XEROX 820-II
.z80

;;; Balcones Operating System for XEROX 820-II.
;
; Copyright 1982 (C) Balcones Computer Corporation
;
; All rights reserved
;
;; Robert Burns, Bcc.
;

rev defl 401

subttl Symbol Definitions
page
```

```

26
27
28
29      0000
30      1800
31      1800
32      0800
33      0003
34      0080
35      ED80
36      FF00
37      F000
38      3000
39      3C00
40      0030
41      003C
42
43
44
45      0000
46      0004
47      0005
48      0006
49      0007
50      0008
51      0009
52      000A
53      000B
54      000C
55      0010
56      0014
57      0018
58      0018
59      0019
60      001A
61      001B
62      001C
63      001D
64      001E
65      001F
66      0028
67      0029
68      0030
69      0031
70      0034
71      0035
72      0036
73      0068
74      0069
75

::      Absolute Memory Addresses.
:
rom      equ      01000h and debug;non resident code base
romsiz   equ      01000h+((not debug) and 0800h)
Rx1984   equ      01800h          ;prescription for the future
Lx1984   equ      00800h          ;length of future
iobyte   equ      00003h          ;i/o byte
bootld   equ      00080h          ;boot loader address
bootbf   equ      0ad80h          ;boot loader buffer
ram       equ      0ff00h          ;system ram page address
monitr   equ      0f000h          ;resident monitor address
crtmem   equ      03000h          ;crt memory address
crtmax   equ      crtmem+24*128   ;crt maximum address
crtbas   equ      high crtmem     ;starting page of display ram
crttop   equ      high crtmax     ;ending page of display ram

::      I/O Port Addresses.
:
bauda    equ      00h             ;channel a baud rate generator
siodpa   equ      04h             ;sio data port A (communications)
siodpb   equ      05h             ;sio data port B (printer)
siocpa   equ      06h             ;sio control/status port A
siocpb   equ      07h             ;sio control/status port B
gpioda   equ      08h             ;general purpose parallel i/o A data
gpioa    equ      09h             ;general purpose parallel i/o A control
gpiodb   equ      0ah             ;general purpose parallel i/o B data
gpio     equ      0bh             ;general purpose parallel i/o B control
baudb    equ      0ch             ;channel b baud rate generator
wd1797   equ      10h             ;western digital disk controller base
scroll   equ      14h             ;crt bottom line scroll register
ctc      equ      18h             ;quad counter/timer circuit
ctc0     equ      18h             ;ctc channel 0 (user)
ctc1     equ      19h             ;ctc channel 1 (msec, screen print)
ctc2     equ      1ah             ;ctc channel 2 (one second prescaler)
ctc3     equ      1bh             ;ctc channel 3 (one second)
syspio   equ      1ch             ;system pio data
sysctl   equ      1dh             ;system pio control
kbddat   equ      1eh             ;keyboard data
kbdctl   equ      1fh             ;keyboard control
belloff  equ      28h             ;turn bell off
bellon   equ      29h             ;turn bell on
slsden   equ      30h             ;select single density
sldden   equ      31h             ;select double density
chrom1   equ      34h             ;select ROM 1 character generator
chrom2   equ      35h             ;select ROM 2 character generator
lowlite  equ      36h             ;select low intensity attribute
async    equ      68h             ;set internal clocks for asynchronous sio A
sync     equ      69h             ;set external clocks for synchronous sio A

```

```
76      ;; Configuration Status Byte Bit Definitions.
77      ;
78      c.keym equ 7      ;Keyboard upper bit is passed
79      c.sasi equ 6      ;Shugart SA-1403D Disk Controller
80      c.five equ 4      ;Five inch micro floppies
81
82      ;; Ascii.
83      ;
84      eot equ 04h      ;ascii end of text
85      lf equ 0ah      ;ascii line feed
86      cr equ 0dh      ;ascii carriage return
87      xon equ 11h      ;ascii Xon
88      xoff equ 13h      ;ascii Xoff
89      esc equ 1bh      ;ascii escape
90      clrs equ 1ah      ;clear screen
91
92      ;; Special Key Constants.
93      ;
94      Helpkey equ 01eh      ;Screen Print key CTRL <HELP>
95      Scrprt equ 09eh      ;Screen Print key CTRL <HELP>
96      Abort equ 09bh      ;Automatic Abort CTRL <ESC>
97
98      ;; Bell Constants.
99      ;
100     bitim equ 35h      ;bell loop time
101     blonc equ 61h      ;bell on time
102     blofc equ 61h      ;bell off time
103
104     ;; Assembly Options.
105     ;
106     o.resv equ 1000000000000000b ;reserved
107     o.auto equ 0100000000000000b ;auto boot A:
108     o.help equ 0010000000000000b ;help command
109     o.prot equ 0001000000000000b ;printer protocol
110     o.ddvr equ 0000100000000000b ;disk drivers
111     o.baud equ 0000010000000000b ;baud rate set command
112     o.inpc equ 0000001000000000b ;in command
113     o.outc equ 0000000100000000b ;out command
114     o.verf equ 0000000010000000b ;verify memory block
115     o.ramt equ 0000000001000000b ;simple ram test
116     o.disk equ 0000000000100000b ;console disk read/write commands
117     o.esct equ 0000000000001000b ;escape command table
118     o.type equ 0000000000000100b ;typewriter mode
119     o.fill equ 00000000000000100b ;fill memory
120     o.move equ 00000000000000010b ;move memory
121     o.term equ 00000000000000001b ;terminal scroll driver
122
123     options defl debug and not o.ddvr and not o.esct
124     options defl options and not o.disk and not o.resv
125     options defl options and not o.verf and not o.fill
126     options defl options and not o.ramt
127
128     BFFF options defl (not debug or o.esct) and not o.auto
129
130     ;; configuration sector offsets.
131     ;
```

```

138 EE79 z.siov equ z.siom+2 ;data carrier detect low/high/ignore
139 EE7B z.xonp equ z.siov+2 ;Xon/Xoff protocol
140 EE7D z.baua equ z.xonp+2 ;comm channel baud rate
141 EE7E z.baub equ z.baua+1 ;printer baud rate
142 EE7F z.iobt equ z.baub+1 ;initial i/o byte
143
144 ;; parallel printer status bits.
145 ;
146 0007 p.ackn equ 7 ;acknowledge
147 0006 p.onln equ 6 ;on line
148 0005 p.rdyi equ 5 ;ready to input
149 0004 p.rdyo equ 4 ;ready to output
150 0002 p.strb equ 2 ;data stobe
151 0000 p.auto equ 0 ;auto LF enable
152
153 subttl Code Generation Control Macros Definitions
154 page

```

```
155
156 ;; Rgm code placement macros.
157 :
158 ;; The Common Segment holds the non-resident (banked) portion
159 ;; of the monitor. This segment is not copied to ram.
160 :
161 ;; The Data Segment holds the resident portion of the monitor.
162 ;; It is moved to ram at location MONITR during initialization.
163 :
164 ;; The Code Segment holds the various Transient Commands. Each
165 ;; command is loaded from the ROM to the TPA when it is executed.
166 :
167 ;; The following macros keep it all straight.
168 :
169 ;; below - Generate code for rom below.
170 :
171 below macro
172 segment b ;;enable common segment
173 endm
174 :
175 ;; above - Generate code for ram above.
176 :
177 above macro
178 segment d ;;enable data segment
179 endm
180 :
181 ;; Overlay - Generate code for transients.
182 :
183 overlay macro addr
184 tloc defl tloc+$-cloc
185 addr equ tloc+ bloc+cloc-Monitr
186 segment c ;;enable code segment
187 endm
188 :
189 ;; bseg - activate common segment.
190 :
191 bseg macro
192 common /COMROM/
193 defs comres
194 sega defl $
195 endm
196 :
197 ;; segment - Activate Segment.
198 :
199 segment macro s
200 update ;;update active phase counter
201 s&space defl -1 ;;set enabled segment active
202 s&segs .phase s&loc ;;activate segment code placement
203 endm ;;set absolute segment location counter
204 :
205 ;; update - Update Phase Counters.
206 :
207 update macro
208 if bspace
209
```

```

215         if      tpal lt ($-cloc)
216         tpal   defl  $-cloc
217         endif
218         else
219         x&loc   defl  $          ;;save segment address
220         endif
221         x&space defl  0          ;;clear segment active
222         .dephase
223         endif      ;;revert to relocatable
224         endm
225         endm
226
227         bloc   defl  rom          ;establish non-resident code base
228         dloc   defl  monitr       ;establish resident code base
229         tloc   defl  0            ;establish Transient code base
230         tpal   defl  0            ;establish maximum transient length
231         bspace defl  0            ;preset common segment inactive
232         cspace defl  0            ;preset code segment inactive
233         dspace defl  0            ;preset data segment inactive
234         comres defl  0            ;preset common base address
235
236         subttl  Ram Loader for Testing Only
237         page

```

```

238
239
240      0000!      +
241      0000!
242
243      0000!  21 00FD!
244      0003!  01 17FF
245      0006!  1E 00
246      0008!  7E
247      0009!  23
248      000A!  83
249      000B!  5F
250      000C!  0B
251      000D!  78
252      000E!  81
253      000F!  20 F7
254      0011!  7B
255      0012!  ED 44
256      0014!  77
257      0015!  C3 0000
258
259
260

```

```

      bseg
      defs      comres
entry:
xcks:  ld      h1,bbase+movln
      ld      bc,romsiz-1
      ld      e,0      ;preset checksum
xcks1: ld      a,(h1)
      inc     h1
      add     a,e
      ld      e,a
      dec     bc
      ld      a,b
      or      c
      jr     nz,xcks1
      ld      a,e      ;store twos complement of checksum
      ld      (h1),a   ;store checksum
      jp     0
subttl System Initialization
page

```

```

267      00FD      comres  defl  100h-3
268
269      below
270      0000!      +      defs      comres      ;generate non-resident code
271
272      ;;      prs - preset storage.
273      ;
274      ;      Entry:  Power up or Reset button.
275      ;
276      0000      F3      prs:  di      ;lock up system
277      0001      AF      xor      a
278      0002      3D      prs1:  dec      a      ;the pause that refreshes
279      0003      20      FD      jr      nz,prs1
280      0005      ED      73      FFE0      ld      (rstsp),sp      ;save partial reset state
281      0009      22      FFE2      ld      (rsthl),hl      ;in case the user go boom
282      000C      E1      pop      hl      ;pick possible return off stack
283      000D      22      FFE4      ld      (rstpc),hl
284      0010      D9      exx
285      0011      1C      inc      e      ;give primary registers half a break
286      0012      31      3839      ld      sp,3839h      ;load strange values in SP
287      0015      31      4142      ld      sp,4142h
288      0018      4C      ld      c,h      ;insure
289      0019      43      ld      b,e      ;registers
290      001A      4F      ld      c,a      ;can
291      001B      4E      ld      c,(hl)      ;forget
292      001C      45      ld      b,l      ;insure
293      001D      53      ld      d,e      ;registers
294      001E      43      ld      B,e      ;can
295      001F      4F      ld      C,a      ;copy
296      0020      4D      ld      C,l
297      0021      5D      ld      d,b
298      0022      55      ld      d,l
299      0023      54      ld      d,h
300      0024      45      ld      b,l
301      0025      52      ld      d,d
302      0026      08      ex      af,af
303      0027      3E      17      ld      a,24-1      ;line up bottom of screen
304      0029      D3      14      out      (scroll),a      ;init scroll port
305      002B      21      3000      ld      hl,crtmem      ;clear display memory
306      002E      36      20      ld      (hl),' '
307      0030      11      3001      ld      de,crtmem+1
308      0033      01      0BFF      ld      bc,crtmax-crtmem-1
309      0036      ED      B0      ldir
310      0038      31      F000      ld      sp,monitr      ;insure monitor ram ok
311      003B      21      AA55      prs2:  ld      hl,0aa55h      ;walk checker board through ram
312      003E      C1      pop      bc      ;read ram
313      003F      E5      push     hl      ;write ram fast
314      0040      D1      pop      de      ;read ram fast
315      0041      C5      push     bc      ;put ram back

```


System Initialization

```

316 0042 F1 pop af ;and verify it
317 0043 90 sub b
318 0044 20 76 jr nz,err1 ;if ram failure
319 0046 ED 52 sbc hl,de
320 0048 20 72 jr nz,err1 ;if ram or register failure
321 004A 38 dec sp ;advance test address
322 004B 3F ccf
323 004C ED 7A adc hl,sp
324 004E 20 EB jr nz,prs2 ;if top of memory not reached
325 0050 31 0000 ld sp,stack ;set monitor stack
326 0053 21 0000 ld hl,prs ;set rom address
327 0056 01 1800 ld bc,romsiz
328 0059 CD 00AF call ccs ;compute check sum
329 005C 20 63 jr nz,err2 ;if bad rom
330 005E 21 00E6 ld hl,intab ;point to default variable table
331 0061 06 00 prs3: ld b,0
332 0063 4E ld c,(hl) ;set data block length
333 0064 23 inc hl
334 0065 5E ld e,(hl) ;set variable address in ram
335 0066 23 inc hl
336 0067 56 ld d,(hl)
337 0068 23 inc hl ;point to initial values
338 0069 ED B0 ldir ;copy data from rom to variables in ram
339 006B CB 7E bit 7,(hl)
340 006D 28 F2 jr z,prs3 ;if more data to preset
341 006F 23 inc hl ;point to i/o init data table
342 0070 46 prs4: ld b,(hl) ;set number of bytes to preset
343 0071 23 inc hl
344 0072 4E ld c,(hl) ;set i/o port address
345 0073 23 inc hl
346 0074 ED B3 otir ;shoot preset data to i/o device
347 0076 CB 7E bit 7,(hl)
348 0078 28 F6 jr z,prs4 ;if more devices require initialization
349 007A DB 1E in a,(kbddat) ;assert PARDY
350 007C ED 5E im 2 ;select interrupt mode 2
351 007E 3E FF ld a,high vectab ;set interrupt vector page
352 0080 ED 47 ld i,a
353 0082 21 041B ld hl,rbase ;set resident base address
354 0085 11 F000 ld de,monitr ;set monitor address
355 0088 01 0F00 ld bc,ram-monitr ;set max resident length
356 008B ED 80 ldir ;plant monitor upstairs
357 008D 21 1800 ld hl,Rx1984 ;prognosticate
358 0090 01 0800 ld bc,Lx1984
359 0093 CD 00AF call ccs
360 0096 20 14 jr nz,prs5
361 0098 2A 1FFD ld hl,(Rx1984+Lx1984-3)
362 009B 11 55AA ld de,55aah
363 009E ED 52 sbc hl,de
364 00A0 21 FA0B ld hl,cmdtab
365 00A3 11 F360 ld de,seltab
366 00A6 01 FC55 ld bc,cloc
367 00A9 CC 1800 call z,Rx1984 ;FutureShock
368 00AC C3 FC55 prs5: jp signon ;Signon Resident Monitor
369
370 00AF 1E 00 ccs: ld e,0 ;preset cchecksum
371 00B1 7E ccs1: ld a,(hl)

```

```

378      0088      20 F7      jr      nz,ccs1
379      008A      83        or      e
380      008B      C9        ret
381
382      008C      21 00D4      err1:  ld      hl,errm1      ;set ram error message
383      008F      18 03        jr      err
384      00C1      21 00DD      err2:  ld      hl,errm2
385      00C4      11 3024      err:   ld      de,crtmem+40-(errm1/2)
386      00C7      01 0009      ld      bc,errm1
387      00CA      ED 80        ldir
388      00CC      08        err3:  dec      bc      ;pause a while
389      00CD      78        ld      a,b
390      00CE      81        or      c
391      00CF      20 FB      jr      nz,err3
392      00D1      C3 0000      jp      prs      ;try restart again
393
394      00D4      52 61 6D 20      errm1: db      'Ram Error'
395      00D8      45 72 72 6F
396      00DC      72
397      00DD      52 6F 6D 20      errm2: db      'Rom Error'
398      00E1      45 72 72 6F
399      00E5      72
400      0009
errm1  equ      ($-errm1)/2
401
402      ;;      initialize the interrupt vector table
403      ;
404      00E6      02      intab:  defb      2
405      00E7      FF1A      defw      sysvec+2
406      00E9      F140      defw      keysrv      ;parallel keyboard interrupt vector
407
408      00E8      06      defb      6
409      00EC      FF12      defw      ctvec+2
410      00EE      F1FD      defw      milli      ;one millisecond interrupt timer
411      00F0      0000      defw      0
412      00F2      F192      defw      timer      ;one second timer interrupt vector
413      ;
414      ;      init keyboard fifo
415      ;
416      00F4      03      defb      3
417      00F5      FF30      defw      fifcnt
418      00F7      00      defb      0      ;fifo count
419      00F8      00      defb      0      ;fifo in
420      00F9      00      defb      0      ;fifo out
421      ;
422      ;      initialize the crt display
423      ;
424      00FA      08      defb      8
425      00FB      FFAC      defw      cursor
426      00FD      3000      defw      crtmem      ;base address is 3000h
427      00FF      02      defb      02      ;use non-blinking box cursor

```

System Initialization

```

428 0100 300D      defw crtmem      ;direct crt memory output address
429 0102 17       defb 23         ;initial scroll base
430 0103 00       defb 0          ;initial leadin
431 0104 00       defb 0          ;initial attribute
432              ;
433              ; Initialize configurable parameter addresses
434              ;
435 0105 0C       defb 2*numcon
436 0106 FFBF     defw contbl      ;configure table address
437 0108 F10C     defw siomsk     ;printer output ready mask
438 010A F10E     defw sioval     ;printer output ready value
439 010C F115     defw xonenb    ;Xon / Xoff enable/disable (NOP or RET)
440 010E FF54     defw steprt     ;step rate for wd1797
441 0110 FFCB     defw spare1
442 0112 FFCC     defw spare2
443 0006          numcon equ ($-cfinit)/2
444              ;
445 0114 04       defb 2*2
446 0115 FF3C     defw availb
447 0117 F7FD     defw iobloc+iobdvs
448 0119 FC8D     defw ram-280h
449              ;
450 011B FF       defb -1         ;end of variable init table
451              ;
452              ;; I/O port initialization.
453              ;
454              ; initialize system pio for use as bank-switch,
455              ; configuration select and parallel keyboard input
456              ;
457              ;
458 011C 01 1D     defb 1,sysctl
459 011E 4F       defb 01001111b   ;select input mode
460              ;
461 011F 01 1C     defb 1,syspio
462 0121 80       defb 10000000b   ;enable ROM
463              ;
464 0122 03 1D     defb 3,sysctl
465 0124 CF       defb 11001111b   ;put system pio in bit mode
466 0125 3F       defb 00111111b   ;make bits 5, 4, 3, 2, 1, and 0 be inputs
467 0126 07       defb 00000111b   ;disable interrupts
468              ;
469 0127 03 1F     defb 3,kbdctl
470 0129 4F       defb 01001111b   ;put keyboard port in input mode
471 012A 1A       defb sysvec+2    ;load keyboard interrupt vector
472 012B 83       defb 10000011b   ;enable interrupts
473              ;
474              ; Initialize Counter Timer Circuit.
475              ;
476 012C 02 18     defb 2,ctc0
477 012E 03       defb 00000011b   ;reset timer
478 012F 10       defb low ctcvec   ;base interrupt vector for ctc
479              ;
480 0130 02 19     defb 2,ctc1
481 0132 07       defb 00000111b   ;start timer, but no interrupts
482 0133 FA       defb 250         ;ctc1 period = 1 msec
483              ;

```

```

489      013A      C7      defb      11000111b      ;put ctc3 in counter mode with interrupt
490      013B      7D      defb      125          ;ctc3 period = 125*8 msec = 1 second
491      :
492      :      initialize sio channel b for asynchronous serial
493      :      interface to printer or terminal
494      :
495      013C      0A 07      defb      10,siocpb
496      013E      01          defb      1          ;select register #1
497      013F      00          defb      00000000b      ;disable interrupts
498      0140      02          defb      2          ;select register #2
499      0141      00          defb      low siovec      ;base sio interrupt vector
500      0142      03          defb      3          ;select register #3
501      0143      41          defb      01000001b      ;7 bits/rx characters
502      0144      04          defb      4          ;select register #4
503      0145      47          defb      01000111b      ;16x clock, 1 stop bit, even parity enabled
504      0146      05          defb      5          ;select register #5
505      0147      AA          defb      10101010b      ;DTR, 7 bits/tx character, Tx enb, RTS
506
507      0148      01 0C      defb      1,baudb
508      014A      07          defb      0111b          ;default clock is 1200 bps
509
510      :
511      :      initialize communications port for async modem interface
512      :
513      014B      08 06      defb      8,siocpa
514      014D      01          defb      1          ;select register #1
515      014E      00          defb      00000000b      ;disable interrupts
516      014F      03          defb      3          ;select register #3
517      0150      41          defb      01000001b      ;7 bits/rx characters
518      0151      04          defb      4          ;select register #4
519      0152      47          defb      01000111b      ;16x clock, 1 stop bit, even parity enabled
520      0153      05          defb      5          ;select register #5
521      0154      AA          defb      10101010b      ;DTR, 7 bits/tx character, Tx enb, RTS
522
523      0155      01 00      defb      1,bauda
524      0157      05          defb      0101b          ;default clock is 300 bps
525
526      0158      01 68      defb      1,async      ;set internal Rx+Tx clocks
527      015A      00          defb      0
528
529      :
530      :      initialize PIO for Centronics style printer
531      :
531      015B      03 09      defb      3,gpioca
532      015D      CF          defb      11001111b      ;mode 3
533      015E      00          defb      00000000b      ;all output
534      015F      07          defb      00000111b      ;no interrupts
535
536      0160      03 0B      defb      3,gpiocb
537      0162      CF          defb      11001111b      ;mode 3
538      0163      F0          defb      11110000b      ;upper nibble in, lower out
539      0164      07          defb      00000111b      ;no interrupts

```

540
541 0165 01 0A
542 0167 05
543
544 0168 FF
545
546
547

defb 1,ppiodb
defb (1 shl p.strb) or (1 shl p.auto)

defb -1 ;end of i/o init table

subttl Resident Monitor Entry Points
page

```

552 ;
553 ;
554 ;
555 ;
556 ;
557 ;
558 ;
559 ;
560 ;
561 ;
562 ;
563 ;
564 ;
565 ;
566 ;
567 ;
568 ;
569 ;
570 ;
571 ;
572 ;
573 ;
574 ;
575 ;
576 ;
577 ;
578 ;
579 ;
580 ;
581 ;
582 ;
583 ;
584 ;
585 ;
586 ;
587 ;
588 ;
589 ;
590 ;
591 ;
592 ;
593 ;
594 ;
595 ;
596 ;
597 ;
598 ;
599 ;
600 ;
601 ;
602 ;
603 ;

```

0266!		+	above		
F000	C3	F07C	cold:	jp	restart ;monitor restart
F003	C3	FA62	warm:	jp	prompt ;monitor entry point
F006	C3	F0CD	const:	jp	kbdst ;console status to A
F009	C3	F0D8	conin:	jp	kbdin ;console input to A
F00C	C3	F2F1	conout:	jp	crtout ;console output from A
F00F	C3	F2FE		jp	fastcrt ;fast crt output from C
F012	C3	F0E5		jp	siostr ;sio channel b status to A
F015	C3	F0F0		jp	sioin ;sio channel b input to A
F018	C3	F0F8		jp	sioout ;sio channel b output from A
F01B	C3	FA17		jp	select ;select drive in C
F01E	C3	FA3C		jp	home ;home r/w head
F021	C3	FA3E		jp	seek ;seek to track in C
F024	C3	FA48		jp	read ;read sector C -> buffer @ HL
F027	C3	FA44		jp	write ;write sector C <- buffer @ HL
F02A	C3	F344		jp	xqdrv ;execute physical driver request @ HL
F02D	C3	F284		jp	setcur ;set direct crt cursor from HL
F030	C3	F288		jp	outcur ;direct crt display
F033	C3	F2A3		jp	crtldir ;crt memory block move ala' LDIR
F036	C3	F097		jp	getsel ;return address of disk mapping table to HL
F039	C3	F086	dayti:	jp	daytim ;return address of Time-of-Day
F03C	C3	F08B		jp	config ;return configuration status
F03F	C3	F105		jp	siordy ;sio channel b output ready status
F042	C3	F0A4		jp	setcon ;set configuration
F045	C3	F0BF		jp	ssp ;start screen print
F048	C3	F13F	usrsec:	jp	nulint ;user accessible 1 second interrupt
F04B	C3	F7A3		jp	iocons ;console status through iobyte
F04E	C3	F7AF		jp	ioconi ;console input through iobyte
F051	C3	F796		jp	iocono ;console output through iobyte
F054	C3	F7BB		jp	iolist ;printer output through iobyte
F057	C3	F7CC		jp	iolsts ;printer status through iobyte
F05A	C3	F770		jp	comins ;communications input ready status
F05D	C3	F775		jp	cominp ;communications input data to A
F060	C3	F77F		jp	comout ;communications output data from C
F063	C3	F788		jp	comots ;communications output ready status
F066	C3	F13F	idle:	jp	nulint ;idle while i/o is pending
F069	C3	F0D2	softv:	jp	soft ;record soft error
F06C			defs	16,-1	;space for option rom linkage

```

subttl Monitor Function Processors
page

```

```

604
605
606
607 F07C F3
608 F07D DB 1C
609 F07F F6 80
610 F081 D3 1C
611 F083 C3 0000
612
613
614
615 F086 11 FF56
616 F089 18 0F
617
618
619
620 F08B 3A F0E3
621 F08E E6 80
622 F090 F6 00
623 F091
624 F092 5F
625 F093 16 01
626 F095 18 03
627
628
629
630 F097 11 F360
631
632
633
634 F09A 24
635 F09B 25
636 F09C 28 03
637 F09E 73
638 F09F 23
639 FOA0 72
640 FOA1 EB
641 FOA2 FB
642 FOA3 C9
643
644
645
646 FOA4 7E
647 FOA5 CB BF
648 FOA7 FE 06
649 FOA9 00
650 FOAA 5F
651 FOAB 7E
652 FOAC 23
653 FOAD 46
654 FOAE 16 00
655 FOB0 21 FFBF
656 FOB3 19
657 FOB4 19
658 FOB5 5E

;; Monitor Restart.
;
restart: di ;lock system
        in  a,(syspio)
        or  1 shl 7 ;enable banked rom
        out (syspio),a
        jp  prs ;reload monitor from rom or ram

;; Daytim - Return Address of Time-of-Day.
;
daytim: ld  de,day ;point to day of month
        jr  retval

;; Config - Return Configuration Status Byte.
;
config: ld  a,(mask) ;turn keyboard mask into c.keym
        and 080h
        or  0
config  equ  $-1 ;****=>;This word stored by Preset
        ld  e,a
        ld  d,rev-400 ;return revision level
        jr  retval

;; getsel - Get address of Select table.
;
getsel: ld  de,SelTab ;set select table address

;; Retval - Return Value to Caller.
;
retval: inc  h ;see if high level language call
        dec  h
        jr  z,retv1 ;if assembly level call
        ld  (hl),e ;store answer in variable
        inc  hl
        ld  (hl),d
retv1:  ex  de,hl ;leave result in HL as well
eiret:  ei
        ret

;; setcon - set configuration.
;
setcon: ld  a,(hl) ;get configuration table index
        res  7,a
        cp  numcon
        ret  nc ;if index out of range
        ld  e,a
        ld  a,(hl) ;get read/write flag
        inc  hl
        ld  b,(hl) ;get configuration data
        ld  d,0
        ld  hl,contbl ;set address of configuration table addresses
        add  hl,de
        add  hl,de
        ld  e,(hl) ;get configurable byte address

```

```

664 F0BC C8          ret      z          ;if asking current configuration
665 F0BD 70          ld      (h1),b      ;store new configuration
666 F0BE C9          ret
667
668                ;;      ssp - start screen print.
669                ;
670 F0BF 3E 67        ssp:    ld      a,3+((24+1) shl 2) ;start with cr/lf
671 F0C1 32 F20E      ld      (spact),a
672 F0C4 AF           xor     a
673 F0C5 32 F224      ld      (spcnt),a
674 F0C8 3E 81        ld      a,81h       ;start millisecond timer
675 F0CA D3 19        out     (ctc1),a
676 F0CC C9          ret
677
678                subttl Console / Printer Drivers
679                page

```



```

680
681
682      00CD"      +      above      ;run this code upstairs
683      d&seg
684      ;;      kbdst - keyboard status.
685      ;
686      ;      Returns A = 0 if no char
687      ;      A = -1 if char available
688      ;
689      F0CD      3A FF30      kbdst: ld      a,(fifcnt)      ;get input fifo bytecount
690      F0D0      B7          or      a
691      F0D1      C8          ret      z          ;if keyboard queue is empty
692
693      ;;      soft - record soft error.
694      ;
695      F0D2      F6 FF      soft:  or      -1          ;set ready / error status
696      F0D4      C9          ret
697
698      ;;      kbdin - Keyboard Input.
699      ;
700      ;      Returns A = character
701      ;
702      F0D5      CD F066      kbdin1: call   idle          ;idle cpu
703      F0D6      CD F0CD      kbdin:  call   kbdst
704      F0D8      28 F8          jr      z,kbdin1      ;loop until keyboard input ready
705      F0DD      E5          push   hl
706      F0DE      CD F130      call   remove        ;get keyboard entry
707      F0E1      E1          pop    hl
708      F0E2      E6 7F      kbmask: and   07fh
709      F0E3      E3          mask   equ   $-1      ;*****=>;this byte modified by ESC 0/1
710      F0E4      C9          ret
711
712      ;;      siost - sio channel b input ready status.
713      ;
714      F0E5      DB 07      siost: in    a,(siocpb)      ;get sio status register
715      F0E7      E6 01      and   0000001b
716      F0E9      C8          ret      z          ;if no data available
717      F0EA      3E FF      ld    a,-1
718      F0EC      C9          ret
719
720      ;;      sioin - Sio channel b input character.
721      ;
722      F0ED      CD F066      sioin1: call   idle          ;idle cpu
723      F0F0      CD F0E5      sioin:  call   siost          ;test console status
724      F0F3      28 F8          jr      z,sioin1      ;loop until data is
725      F0F5      DB 05      in    a,(siodpb)      ;ready at sio data port
726      F0F7      C9          ret
727
728      ;;      siout - Sio channel B output character.
729      ;
730      F0F8      F5          siout: push   af
731      F0F9      CD F105      siout: call   siordy
732      F0FC      CC F066      call   z,idle          ;idle cpu if transmitter not ready
733      F0FF      28 F8          jr      z,siout1
734      F101      F1          pop    af

```

```

740          F105 3E 10          sload: ld      a,10h          ;reset status latch
741          F107 D3 07          out      (siocpb),a
742          F109 DB 07          in      a,(siocpb)
743          F10B E6 04          and     00000100b          ;test tbe status bit
744          F10C          siomsk equ  $-1          ;*****=>;modified at run time
745          F10D EE 04          xor     00000100b
746          F10E          sioval equ  $-1          ;*****=>;modified at run time
747          F10F 2B 02          jr     z,siord1          ;if hardware is ready
748          F111 AF          xor     a
749          F112 C9          ret
750          F113 F6 FF          siord1: or     -1          ;set ready status
751          F115 00          xonenb: nop          ;*****=>;put RET here to disable Xon/Xoff
752          F116 CD F0E5        call   siost          ;if input not available
753          F119 2B 11          jr     z,siord3
754          F11B CD F0F0        call   sioin
755          F11E E6 7F          and     7fh
756          F120 D6 13          sub     Xoff
757          F122 2B 05          jr     z,siord2          ;if printer said Stop
758          F124 D6 FE          sub     Xon-Xoff
759          F126 20 04          jr     nz,siord3          ;if not Resume
760          F128 2F          cpl          ;set printer ready
761          F129 32 F12D        siord2: ld      (xofflg),a
762          F12C 3E FF          siord3: ld      a,-1
763          F12D          xofflg equ  $-1          ;*****=>;set AS pending flag
764          F12E B7          or     a
765          F12F C9          ret
766
767          ;;          Remove - remove key from fifo.
768
769          F130 21 FF30        remove: ld      hl,fifcnt          ;decrement fifo count
770          F133 35          dec     (hl)
771          F134 21 FF32        ld      hl,fifout          ;point hl to fifo output offset
772          F137 34          index: inc     (hl)          ;advance fifo pointer
773          F138 CB A6          res     4,(hl)          ;modulo 16
774          F13A 3E 20          ld      a,low fifo
775          F13C 86          add     a,(hl)          ;index into fifo by offset
776          F13D 6F          ld      l,a
777          F13E 7E          ld      a,(hl)          ;fetch character in fifo
778          F13F C9          nulint: ret
779
780          subttl Interrupt Service Routines
781          page

```

782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836

F140
F140 ED 73 F1EC +
F144 31 FF50 +
F147 E5 +
F148 F5 +
F149 C5 +
F14A DB 1E
F14C 2F
F14D FE 9E
F14F 20 16
F151 3A F20E
F154 B7
F155 28 0B
F157 3E 07
F159 32 F20E
F15C AF
F15D 32 F224
F160 18 2D
F162 CD F0BF
F165 18 28
F167 21 FF30
F16A FE 9B
F16C 28 11
F16E 4F
F16F 7E
F170 3C
F171 FE 10
F173 30 1A
F175 77
F176 21 FF31
F179 CD F137
F17C 71
F17D 18 10
F17F CD F1EF
F182 06 03
F184 36 00
F186 2C
F187 10 FB
F189 CD F293
F18C CD F003
F18F C1
F190 18 57

```

;;      isr - interrupt service routines.
;
service macro
        ld      (savstk),sp      ;;save user stack pointer and
        ld      sp,intstk       ;;switch to local stack
        push   hl               ;;save machine state
        push   af
        endm

;;      keysrv - parallel keyboard interrupt service.
;
keysrv: service
        ld      (savstk),sp      ;save state
        ld      sp,intstk
        push   hl
        push   af
        push   bc
        in     a,(kbddat)       ;read keyboard input port
        cpl
        cp     Scrprt
        jr     nz,key2          ;if not screen print key
        ld     a,(spact)
        or    a
        jr     z,key1          ;if screen not printing now
        ld     a,3+(1 shl 2)    ;set state to cr/lf/stop
        ld     (spact),a       ;set screen print state
        xor    a
        ld     (spcnt),a       ;restart character counter
        jr     key5
key1:   call   ssp              ;start screen print
        jr     key5
key2:   ld     hl,fifcnt        ;bump input fifo character count
        cp     Abort           ;check user Abort Key
        jr     z,key3          ;warm start system
        ld     c,a
        ld     a,(hl)
        inc   a
        cp    16
        jr   nc,key5          ;exit now if fifo is full
        ld   (hl),a
        ld   hl,fifin         ;point hl to fifo input offset
        call index
        ld   (hl),c          ;store character in fifo @ hl
        jr   key5
key3:   call   retins          ;release Pio interrupt controller
        ld   b,3
key4:   ld     (hl),0          ;clear fifo count
        inc  l                ;and fifo in/out pointers
        djnz key4
        call crtoff           ;turn crt memory off
        call warm              ;and warm start system
key5:   pop    bc
        jr    rfi             ;return from interrupt

```

```

841 F196 31 FF50 + ld sp,intstk
842 F199 E5 + push hl
843 F19A F5 + push af
844 F19B 2A FF52 ld hl,(tikcnt) ;advance binary seconds counter
845 F19E 23 inc hl
846 F19F 22 FF52 ld (tikcnt),hl
847 F1A2 CD F048 call usrsec ;invoke user's interrupt routine
848 F1A5 21 FF55 ld hl,timout ;decrement disk turn-off timer
849 F1A8 35 dec (hl)
850 F1A9 20 06 jr nz,timer1 ;exit if not timed out yet
851 F1AB DB 1C in a,(syspio)
852 F1AD E6 F8 and 11111000b ;disable all drive selects which
853 F1AF 03 1C out (syspio),a ;turns off spindle motors
854 F1B1 C5 timer1: push bc
855 F1B2 06 02 ld b,2
856 F1B4 3E 3B ld a,59
857 F1B6 21 FF5B ld hl,secs ;point at wall clock
858 F1B9 34 timer2: inc (hl) ;increment seconds
859 F1BA BE cp (hl)
860 F1BB 30 2B jr nc,timer3 ;if not one minute or hour
861 F1BD 36 00 ld (hl),0
862 F1BF 2B dec hl
863 F1C0 10 F7 djnz timer2
864 F1C2 3E 17 ld a,23
865 F1C4 34 inc (hl) ;increment hours
866 F1C5 BE cp (hl)
867 F1C6 30 20 jr nc,timer3 ;if not one day
868 F1C8 36 00 ld (hl),0
869 F1CA 05 push de
870 F1CB 2B dec hl
871 F1CC 2B dec hl
872 F1CD 4E ld c,(hl) ;get month
873 F1CE 2B dec hl ;point to day
874 F1CF 11 F1F0 ld de,dpm-1 ;point to day/month table
875 F1D2 EB ex de,hl
876 F1D3 09 add hl,bc
877 F1D4 7E ld a,(hl) ;get number of days
878 F1D5 EB ex de,hl
879 F1D6 D1 pop de
880 F1D7 34 inc (hl) ;increment day
881 F1D8 BE cp (hl)
882 F1D9 30 0D jr nc,timer3 ;if not end of month
883 F1DB 36 01 ld (hl),1 ;reset day in month
884 F1DD 23 inc hl
885 F1DE 34 inc (hl) ;increment month
886 F1DF 3E 0B ld a,11
887 F1E1 BE cp (hl)
888 F1E2 30 04 jr nc,timer3 ;if not new years eve
889 F1E4 36 01 ld (hl),1 ;wrap december to january
890 F1E6 23 inc hl
891 F1E7 34 inc (hl) ;signal Guy Lombardo
892 F1E8 C1 timer3: pop bc

```

```

893
894
895
896 F1E9 F1
897 F1EA E1
898 F1EB 31 0000
899 F1EC
900 F1EE FB
901 F1EF ED 4D
902
903
904
905 F1F1 1F
906 F1F2 1C
907 F1F3 1F
908 F1F4 1E
909 F1F5 1F
910 F1F6 1E
911 F1F7 1F
912 F1F8 1F
913 F1F9 1E
914 F1FA 1F
915 F1FB 1E
916 F1FC 1F
917
918
919
920 F1FD
921 F1FD ED 73 F1EC +
922 F201 31 FF50 +
923 F204 E5 +
924 F205 F5 +
925 F206 2A FF50
926 F209 23
927 F20A 22 FF50
928 F20D 3E 00
929 F20E
930 F20F 67
931 F210 E6 03
932 F212 28 6D
933 F214 6F
934 F215 CD F105
935 F218 28 67
936 F21A 2D
937 F21B 20 48
938 F21D DB 1C
939 F21F F5
940 F220 CD F29C
941 F223 3E 00
942 F224
943 F225 3D
944 F226 FA F236
945 F229 32 F224
946 F22C 21 0000
947 F22D
948 F22F 7E

;; rfi - return From Interrupt.
;
rfi: pop af
pop hl
ld sp,0 ;restore stack
savstk equ $-2 ;*****=>;this word modified at runtime
ei ;re-enable interrupts and return
retins: reti

;; Table of days per month.
;
dpm: db 31 ;january
db 28 ;february
db 31 ;march
db 30 ;april
db 31 ;may
db 30 ;june
db 31 ;july
db 31 ;august
db 30 ;september
db 31 ;october
db 30 ;november
db 31 ;december

;; milli - Millisecond timer interrupt service.
;
milli: service
ld (savstk),sp
ld sp,intstk
push hl
push af
ld hl,(Milsec)
inc hl ;increment millisecond counter
ld (Milsec),hl
ld a,0 ;set screen print flag
spact equ $-1 ;*****=>;this byte modified at runtime
ld h,a
and 3
jr z,mill16 ;if not printing screen
ld l,a
call siordy ;get printer status
jr z,mill16 ;if printer not ready
dec l
jr nz,mill12 ;if not character print state
in a,(syspio) ;get pio state
push af
call crton
ld a,0 ;get character count
spcnt equ $-1 ;*****=>;byte modified at runtime
dec a
jp m,mil0 ;if end of line
ld (spcnt),a
ld hl,0 ;set next character address
spaddr equ $-2 ;*****=>;word modified at runtime
ld a,(hl)

```

```

952 F234 18 22      mil10: jr      mil11      ;if not end of line
953 F236 3E 61      ;set address of next print line
954 F238 94         sub     h
955 F239 1F         rra
956 F23A CB 2F      sra     a
957 F23C CD F31E   call   cca         ;compute cursor address
958 F23F E5         push   hl         ;save next line address
959 F240 C5         push   bc
960 F241 06 50     ld     b,80       ;delete trailing blanks
961 F243 7D         ld     a,1
962 F244 80         add    a,b
963 F245 6F         ld     l,a
964 F246 2D         mil10: dec    l
965 F247 7E         ld     a,(hl)     ;get next character
966 F248 E6 7F     and    7fh
967 F24A FE 20     cp     ' '
968 F24C 20 02     jr     nz,mil02   ;if not trailing blank
969 F24E 10 F6     djnz  mil10
970 F250 78         mil10: ld     a,b
971 F251 32 F224   ld     (spcnt),a ;set number of characters to print
972 F254 C1         pop    bc
973 F255 E1         pop    hl
974 F256 3E 03     ld     a,3        ;set CR next state
975 F258 22 F22D   mil11: ld     (spaddr),hl ;set next display address
976 F25B 21 F20E   ld     hl,spact   ;set state variable
977 F25E B6         or     (hl)       ;advance state
978 F25F 77         ld     (hl),a
979 F260 F1         pop    af         ;get pio back
980 F261 D3 1C     out    (syspio),a
981 F263 18 1C     jr     mil16
982 F265 2D         mil12: dec    l
983 F266 21 F20E   ld     hl,spact   ;set state address
984 F269 20 11     jr     nz,mil14   ;if not lf state
985 F26B 7E         ld     a,(hl)
986 F26C D6 04     sub    1 shl 2    ;advance line counter
987 F26E 77         ld     (hl),a
988 F26F FE FE     cp     2-(1 shl 2)
989 F271 20 05     jr     nz,mil13
990 F273 3E 01     ld     a,1        ;disable ctc interrupt
991 F275 D3 19     out    (ctc1),a
992 F277 77         ld     (hl),a
993 F278 3E 0A     mil13: ld     a,lf     ;set line feed
994 F27A 18 02     jr     mil15
995 F27C 3E 0D     mil14: ld     a,cr   ;set carriage return
996 F27E D3 05     mil15: out    (siodpb),a ;move paper or carriage
997 F280 35         dec    (hl)
998 F281 C3 F1E9   mil16: jp     rfi   ;return from interrupt
999
1000          subttl  Crt Driver
1001          page

```

```

1002
1003
1004
1005 F2B4 22 FFAF
1006 F2B7 C9
1007
1008
1009
1010 F28B CD F29C
1011 F28B 2A FFAF
1012 F28E 71
1013 F28F 23
1014 F290 22 FFAF
1015
1016
1017
1018 F293 F3
1019 F294 DB 1C
1020 F296 CB BF
1021 F298 FB
1022 F299 D3 1C
1023 F29B C9
1024
1025
1026
1027 F29C F3
1028 F29D DB 1C
1029 F29F CB FF
1030 F2A1 18 F6
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041 F2A3 ED 73 F31B
1042 F2A7 31 FFE0
1043 F2AA A7
1044 F2AB CD F29C
1045 F2AE 28 37
1046 F2B0 F2 F2B5
1047 F2B3 EE 80
1048 F2B5 D3 1C
1049 F2B7 E5
1050 F2B8 21 FFB0
1051 F2BB ED 4A
1052 F2BD E3
1053 F2BE FA F2C4
1054 F2C1 01 0050
1055 F2C4 C5
1056 F2C5 D5

;; setcur - set direct display cursor position.
;
setcur: ld (dircur),hl ;set up cursor address
ret

;; outcur - store character directly to crt memory.
;
outcur: call crton ;turn on crt bank
ld hl,(dircur) ;fetch direct cursor
ld (hl),c ;store character
inc hl
ld (dircur),hl

;; crttoff - turn crt ram off.
;
crttoff: di ;lock pio access
in a,(syspio)
crttfl: res 7,a ;reset crt bank enable
ei ;unlock pio access
crtton1: out (syspio),a
ret

;; crton - turn crt ram on.
;
crton: di ;lock time-out interrupt
in a,(syspio) ;get pio status
set 7,a ;enable bank
jr crtton1

;; block move from/to crt memory.
;
; Entry: HL = Source address
; DE = Destination address
; BC = Number of bytes to move
; A = 0 - Move crt ram to crt ram
; A < 0 - Move sys ram to crt ram
; A > 0 - Move crt ram to sys ram
;
crtldir:ld (usrstk),sp ;do not use callers stack
ld sp,crtstk ;since it may disappear
and a ;set entry conditions
call crton
jr z,crtmv ;block move within crt ram
jp p,ldir2 ;if move from crt ram to system ram
ldir1: xor ee,80
ldir2: out (syspio),a ;enable source bank
push hl ;save move source address
ld hl,-80 ;count down one transfer buffer
adc hl,bc
ex (sp),hl ;save overflow, retrieve source address
jp m,ldir3 ;if less than one buffer
ld bc,80 ;transfer one buffer
ldir3: push bc ;save byte count
push de ;save destination address

```

```

1080 F2CC C1 pop bc
1081 F2CD DB 1C in a,(syspio) ;enable destination bank
1082 F2CF EE 80 xor 80h
1083 F2D1 D3 1C out (syspio),a
1084 F2D3 E5 push hl ;save source address
1085 F2D4 21 FF5C ld hl,linbuf ;set upper buffer
1086 F2D7 ED 80 ldir ;move data from buffer to destination
1087 F2D9 E1 pop hl
1088 F2DA C1 pop bc ;retrieve bytes left to transfer
1089 F2DB 78 ld a,b
1090 F2DC A7 and a
1091 F2DD FA F2E9 jp m,crtmvo ;no more move, turn crt ram off and return
1092 F2DE B1 or c
1093 F2E1 28 06 jr z,crtmvo ;if no more
1094 F2E3 DB 1C in a,(syspio)
1095 F2E5 18 CC jr ldirl ;continue transfer one buffer at a crack
1096
1097 F2E7 ED 80 crtmv: ldir
1098 F2E9 CD F293 crtmv: call crtfff ;turn crt ram off
1099 F2EC ED 7B F31B ld sp,(usrstk)
1080 F2F0 C9 ret
1081
1082 subttl Resident Crt Driver.
1083 page

```



```

1084
1085
1086
1087
1088
1089
1090
1091 F2F1 E5
1092 F2F2 D5
1093 F2F3 C5
1094 F2F4 F5
1095 F2F5 4F
1096 F2F6 CD F2FE
1097 F2F9 F1
1098 F2FA C1
1099 F2FB D1
1100 F2FC E1
1101 F2FD C9
1102
1103
1104
1105
1106
1107
1108
1109 F2FE ED 73 F31B
1110 F302 31 FFE0
1111 F305 DD E5
1112 F307 DB 1C
1113 F309 B7
1114 F30A F5
1115 F30B CD F29C
1116 F30E FB
1117 F30F CD 0169
1118 F312 F1
1119 F313 F4 F293
1120 F316 DD E1
1121 F318 3E 00
1122 F319
1123 F31A 31 F31B
1124 F31B
1125 F31D C9
1126
1127
1128
1129
1130
1131 F31E 67
1132 F31F 3A FFB1
1133 F322 84
1134 F323 3C
1135 F324 D6 18
1136 F326 30 FC
1137 F328 C6 78
1138 F32A 67

;; crtout - Crt Output Driver.
:
: Entry: Character in register A
: 16 bytes of stack space available
: Exit: Char displayed, all registers saved
:
crtout: push h1 ;maintain users registers on his stack
push de
push bc
push af
ld c,a ;set character to process
call fastcrt ;process character quickly
pop af ;restore callers registers
pop bc
pop de
pop hi
ret

;; fastcrt - fast crt driver.
:
: Entry: Character in C
: Exit: The only register preserved is SP
: Peeking in register A reveals valuable characters.
:
fastcrt: ld (usrstk),sp ;do not use callers stack
ld sp,crtstk ;since it may disappear
push ix
in a,(syspio) ;read system pio
or a ;set bank enable status
push af ;save status for exit code
call crton ;turn on crt memory
ei ;enable interrupts
call crtldr ;execute crt driver rom
pop af ;get previous bank enable status
call p,crttff ;disable bank now if it was disabled on entry
pop ix
ld a,0 ;sneak balcones golden characters to FAST users
gold equ $-1
ld sp,usrstk ;restore callers stack
usrstk equ $-2 ;****=>;this operand word is modified at runtime
ret

;; cca - compute cursor address.
:
: Entry: A = Row
:
cca: ld h,a
ld a,(base)
add a,h
cca1: inc a ;entry with base absolute
cca2: sub 24 ;ditto
jr nc,cca2
add a,24+2*crtbas
ld h,a

```

```

1143
1144
1145
1146 F332 01 0000
1147 F333
1148 F335 C5
1149 F336 C9
1150
1151 F337 E5
1152 F338 21 01CF
1153 F339
1154 F33B 22 F333
1155 F33E ED 43 F339
1156 F342 E1
1157 F343 C9
1158
1159
1160

;; rstat - Restore Previous Attribute.
;
rstat: ld bc,0 ;execute previous attribute routine
lstat: equ $-2
push bc
ret

setprv: push h1
ld h1,setlow
privatt: equ $-2
ld (lstat),h1
ld (privatt),bc
pop h1
ret

subttl Rom-resident Crt Driver
page

```

```

1161
1162
1163 0000!          +          below          ;execute in banked rom
1164              defs          comres
1165              ;;          crtldr - Crt Driver Proper.
1166              ;
1167 0169 2A FFAC          crtldr: ld      hl,(cursor)      ;set cursor address
1168 016C 3A FF84          ld      a,(chrsv)      ;retrieve character under cursor
1169 016F 77              ld      (hl),a          ;replace character under cursor
1170 0170 32 F319          ld      (gold),a          ;bury balcones gold
1171 0173 3A FF82          ld      a,(leadin)      ;set leadin state
1172 0176 B7              or      a
1173 0177 20 1D          jr      nz,crt2          ;if processing escape sequence
1174 0179 3A F0E3          ld      a,(mask)        ;get keyboard mask
1175 017C A1              and     c
1176 017D 4F              ld      c,a
1177 017E FE 20          cp
1178 0180 38 14          jr      c,crt2          ;if control code
1179 0182 3A FF83          crt1: ld      a,(attrib)
1180 0185 B1              or      c
1181 0186 77              ld      (hl),a          ;store displayable character
1182 0187 2C              inc     l
1183 0188 7D              ld      a,l
1184 0189 E6 7F          and     01111111b        ;extract column# from hl
1185 018B FE 50          cp      80
1186 018D 38 0A          jr      c,crt3          ;if end of line not reached
1187 018F AD              xor     l
1188 0190 6F              ld      l,a              ;return cursor to left side
1189 0191 CD 02F7          call   lfeed            ;execute line feed
1190 0194 18 03          jr      crt3
1191 0196 CD 023D          crt2: call  contrl        ;process control character
1192 0199 22 FFAC          crt3: ld      (cursor),hl ;save cursor pointer for next time
1193 019C 7E              ld      a,(hl)          ;get character at new cursor location
1194 019D 32 FF84          ld      (chrsv),a        ;save for next time 'CRTOUT' is called
1195 01A0 3A FFAE          ld      a,(csrchr)      ;get cursor character
1196 01A3 FE 20          cp
1197 01A5 C8              ret     z                ;if no cursor
1198 01A6 4F              ld      c,a
1199 01A7 7E              ld      a,(hl)
1200 01A8 CB BF          res     7,a
1201 01AA FE 20          cp
1202 01AC 79              ld      a,c              ;set character used for cursor
1203 01AD 28 03          jr      z,crt4          ;if character is a space
1204 01AF 7E              ld      a,(hl)          ;toggle attribute
1205 0180 EE 80          xor     80h
1206 0182 77          crt4: ld      (hl),a      ;store cursor character
1207 0183 C9          ret
1208
1209              ;;          multi - Process multiple character escape sequence.
1210              ;
1211 0184 EB          multi: ex     de,hl      ;unconditionally reset the lead-in
1212 0185 36 00          ld      (hl),0          ;state to zero
1213 0187 EB          ex     de,hl
1214 0188 3D          dec     a
1215 0189 20 4E          jr      nz,setxy1      ;if not initial state

```

```

1220
1221 018C E5          push    hl
1222 018D 21 028A    ld      hl,esctab
1223 01C0 01 0011    ld      bc,esctbl
1224 01C3 ED B1      search: cpir
1225 01C5 09          add     hl,bc
1226 01C6 09          add     hl,bc
1227 01C7 09          add     hl,bc
1228 01C8 4E          ld      c,(hl)
1229 01C9 23          inc     hl
1230 01CA 46          ld      b,(hl)
1231 01CB E1          pop     hl
1232 01CC C0          ret     nz
1233 01CD C5          push   bc
1234 01CE C9          ret
1235
1236
1237
1238
1239 01CF D3 36          ;; Set attribute modes.
1240 01D1 C3 F337      ;
1241
1242 01D4 D3 35          setlow: out    (lowlite),a ;set lo-light mode
1243 01D6 AF           jp      setprv
1244 01D7 1B 08          setbli: out    (chrom2),a ;select rom 2
1245
1246 01D9 D3 35          xor     a ;select standard char set
1247 01DB 1B 02          jr     model
1248
1249 01DD D3 34          setinv: out    (chrom2),a ;select rom 2
1250 01DF 3E 40          jr     mode
1251 01E1 CD F337      ;
1252 01E4 47           setgra: out    (chrom1),a ;select rom 1
1253 01E5 F3           mode: ld      a,40h ;select alternate char set
1254 01E6 DB 1C          ld      setprv ;set up previous attribute
1255 01E8 CB B7          ld      b,a
1256 01EA B0           di ;lock system
1257 01EB FB           in     a,(syspio) ;read system pio
1258 01EC D3 1C          res     6,a ;clear rom select bit
1259 01EE C9           or     b
1260
1261
1262
1263 01EF 3E 80          ;; Enable/disable (D7) display of selected attribute mode
1264 01F1 06           ;
1265 01F2 AF           enatr: ld      a,80h
1266 01F3 32 FF83      db     6 ;ld b, ;skip xor
1267 01F6 C9           xor     a
1268
1269
1270
1271 01F7 0F           dis1: ld      (attrib),a
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500

```

```

1272 01F8 F6 7F          or      7fh
1273 01FA 4F          ld      c,a
1274 01FB 11 F0E3     ld      de,mask
1275 01FE 1A          ld      a,(de)
1276 01FF 32 F319     ld      (gold),a      ;stash balcones gold
1277 0202 79          ld      a,c
1278 0203 12          ld      (de),a      ;store keyboard mask
1279 0204 C9          ret
1280
1281                ;;      Process cursor position sequence.
1282                ;
1283 0205 3E 02     setxy: ld      a,2
1284 0207 12          ld      (de),a      ;make leadin=2 next time
1285 0208 C9          ret
1286
1287 0209 3D          setxy1: dec     a
1288 020A 20 10     jr      nz,m3tst     ;if not in state 2
1289 020C 6F          ld      l,a          ;clear low cursor pos
1290 020D 3E 03     ld      a,3
1291 020F 12          ld      (de),a      ;set state 3 for next time
1292 0210 79          setrow: ld     a,c
1293 0211 E6 7F     and     07fh        ;strip parity bit
1294 0213 D6 20     sub     ' '
1295 0215 D8          ret      c          ;if illegal character
1296 0216 FE 18     cp     24
1297 0218 D0          ret     nc
1298 0219 C3 F31E     jp     cca          ;compute cursor address
1299
1300 021C 3D          m3tst: dec     a
1301 021D 20 0C     jr      nz,m4tst     ;if not ready for column
1302 021F 79          setcol: ld     a,c
1303 0220 E6 7F     and     07fh        ;strip parity bit
1304 0222 D6 20     sub     ' '          ; of esc, '=',row,col sequence
1305 0224 D8          ret      c
1306 0225 FE 50     cp     80
1307 0227 D0          ret     nc
1308 0228 B5          or     l            ;merge in col# with l
1309 0229 6F          ld     l,a
1310 022A C9          ret
1311
1312 022B 3D          m4tst: dec     a
1313 022C 20 04     jr      nz,m5tst     ;if not escape state 4
1314 022E D1          pop     de          ;pitch address of crtd3
1315 022F C3 0182     jp     crtd1        ;display character in C
1316
1317 0232 3A FFAE     m5tst: ld     a,(csrchr)
1318 0235 32 F319     ld     (gold),a      ;stash balcones gold
1319 0238 79          ld     a,c
1320 0239 32 FFAE     ld     (csrchr),a    ;store new cursor character
1321 023C C9          ret
1322
1323                ;;      contrl - process control character.
1324                ;
1325 023D 11 FFB2     contrl: ld    de,leadin ;point at leadin state
1326 0240 D2 01B4     jp     nc,multi     ;if multi code sequence in progress
1327 0243 FE 05     cp     'E'-64

```

```

1332 024C 09      add    h1,bc      ;index control character table
1333 024D 09      add    h1,bc
1334 024E 4E      ld     c,(h1)
1335 024F 23      inc   h1
1336 0250 46      ld     b,(h1)      ;get address of control subroutine
1337 0251 E1      pop   h1
1338 0252 C5      push  bc
1339 0253 C9      ret              ;execute control code driver
1340
1341          if      (options and o.esct) ne 0
1342 0254 02C5      ctiltab: defw defcur      ;Ctrl-e is define new cursor character
1343 0256 F332      defw rstatt      ;Ctrl-f is restore previous attribute mode
1344 0258 032F      defw bell        ;Ctrl-g is the bell
1345 025A 02CE      defw bakspc      ;Ctrl-h is cursor left
1346 025C 031F      defw tab         ;Ctrl-i is tab
1347 025E 02F7      defw lfeed       ;Ctrl-j is cursor down
1348 0260 02DC      defw upcsr       ;Ctrl-k is cursor up
1349 0262 02D4      defw forspc      ;Ctrl-l is cursor right
1350 0264 02F2      defw return      ;Ctrl-m is carriage return
1351 0266 02C0      defw nono        ;Ctrl-n is not acceptable
1352 0268 02C0      defw nono        ;Ctrl-o is not acceptable
1353 026A 02C0      defw nono        ;Ctrl-p is not acceptable
1354 026C 0361      defw clreos      ;Ctrl-q is clear to end-of-screen
1355 026E 02C0      defw nono        ;Ctrl-r is not acceptable
1356 0270 02C0      defw nono        ;Ctrl-s is not acceptable
1357 0272 02C0      defw nono        ;Ctrl-t is not acceptable
1358 0274 02C0      defw nono        ;Ctrl-u is not acceptable
1359 0276 02C0      defw nono        ;Ctrl-v is not acceptable
1360 0278 02C0      defw nono        ;Ctrl-w is not acceptable
1361 027A 0344      defw clreol      ;Ctrl-x is clear to end-of-line
1362 027C 02C0      defw nono        ;Ctrl-y is not acceptable
1363 027E 0357      defw clrscn      ;Ctrl-z is clear screen
1364 0280 02BD      defw escape      ;Ctrl-[ is escape
1365 0282 02C0      defw nono        ;Ctrl-\ is not acceptable
1366 0284 02C0      defw nono        ;Ctrl-] is not acceptable
1367 0286 02C9      defw homeup      ;Ctrl-^ is home up
1368 0288 02C1      defw stuff       ;Ctrl-_ is display control chars
1369
1370 0036          ctsiz  equ    $-ctltab
1371
1372          ;;      Escape sequence table.
1373          ;
1374          ;      Maintains functional compatibility with terminals supporting
1375          ;      ADM-3a style supersets.
1376          ;
1377 028A 28      esctab: db    '('      ;disable attribute
1378 028B 29      db    ')'      ;enable attribute
1379 028C 2A      db    '*'      ;clear screen
1380 028D 30      db    '0'      ;strip keyboard upper bit
1381 028E 31      db    '1'      ;pass keyboard upper bit
1382 028F 34      db    '4'      ;char font and blinking
1383 0290 35      db    '5'      ;char font and graphics

```

1384	0291	36	db	'6'	;char font and blinking
1385	0292	37	db	'7'	;char font and inverse video
1386	0293	38	db	'8'	;char font and lo-light
1387	0294	3D	db	'='	;position cursor
1388	0295	45	db	'E'	;line insert
1389	0296	51	db	'Q'	;character insert
1390	0297	52	db	'R'	;line delete
1391	0298	57	db	'W'	;character delete
1392	0299	54	db	'T'	;clear to end of line
1393	029A	59	db	'Y'	;clear to end of screen
1394	0011		esctbl equ	\$-escstab	
1395					
1396	029B	0361	defw	clreos	
1397	029D	0344	defw	clreol	
1398	029F	03F5	defw	chrdel	
1399	02A1	037C	defw	lindel	
1400	02A3	03DC	defw	chrins	
1401	02A5	03A4	defw	linins	
1402	02A7	0205	defw	setxy	
1403	02A9	01CF	defw	setlow	
1404	02AB	01D9	defw	setinv	
1405	02AD	01D4	defw	setbli	
1406	02AF	01DD	defw	setgra	
1407	02B1	01D4	defw	setbli	
1408	02B3	01F7	defw	setmsk	
1409	02B5	01F7	defw	setmsk	
1410	02B7	0357	defw	clrscn	
1411	02B9	01EF	defw	enatr	
1412	02BB	01F2	defw	disatr	
1413			if1		
1414			if	(\$-escadr)/2 ne esctbl	
1415			.printx	Escape table mismatch	
1416			endif		
1417			endif		
1418			endif		:o.esct and options
1419					
1420			::	escape - Initialize escape sequence.	
1421			:		
1422	02BD	3E 01	escape:	ld a,1	
1423	02BF	12		ld (de),a	;set sequence state
1424	02C0	C9	nono:	ret	;for escape processing
1425					
1426			::	stuff - Enable next char to be stored directly.	
1427			:		
1428	02C1	3E 04	stuff:	ld a,4	
1429	02C3	12		ld (de),a	;set sequence state
1430	02C4	C9		ret	;for control char output mode
1431					
1432			::	defcur - Enable next chara to be new cursor.	
1433			:		
1434	02C5	3E 05	defcur:	ld a,5	
1435	02C7	12		ld (de),a	
1436	02C8	C9		ret	
1437					
1438			::	homeup - Move cursor to upper left.	
1439			:		

```

1444      02CE      7D      bakspc: ld      a,l      ;check for left margin
1445      02CF      E6 7F      and      01111111b
1446      02D1      C8      ret      z      ;abort if in leftmost column
1447      02D2      2D      dec      l      ;back up cursor pointer
1448      02D3      C9      ret
1449
1450
1451      ;;      forspc - Move cursor right.
1452      ;
1453      02D4      7D      forspc: ld      a,l      ;check for rightmost column
1454      02D5      E6 7F      and      01111111b
1455      02D7      FE 4F      cp      79
1456      02D9      D0      ret      nc      ;do nothing if already there
1457      02DA      2C      inc      l
1458      02DB      C9      ret      ;else advance the cursor pointer
1459
1460
1461      ;;      upcsr - Move cursor up.
1462      ;
1463      02DC      11 FF80      upcsr: ld      de,-128      ;subtract 1 from row# component
1464      02DF      19      add      hl,de      ; of cursor pointer in hl
1465      02E0      7C      ld      a,h
1466      02E1      FE 30      cp      crtbas      ;check for underflow of pointer
1467      02E3      D0      ret      nc
1468      02E4      26 3B      ld      h,crttop-1      ;wrap cursor around modulo 3k
1469      02E6      C9      ret
1470
1471      ;;      dncsr - Move cursor down.
1472      ;
1473      02E7      11 0080      dncsr: ld      de,128      ;add 1 to row# component
1474      02EA      19      add      hl,de      ; of cursor pointer in hl
1475      02EB      7C      ld      a,h
1476      02EC      FE 3C      cp      crttop      ;check for overflow of pointer
1477      02EE      D8      ret      c
1478      02EF      26 30      ld      h,crtbas      ;reset pointer modulo 128*24
1479      02F1      C9      ret
1480
1481      ;;      return - Move cursor to left side.
1482      ;
1483      02F2      7D      return: ld      a,l      ;clear column
1484      02F3      E6 80      and      10000000b
1485      02F5      6F      ld      l,a      ;move cursor pointer back
1486      02F6      C9      ret      ; to start of line
1487
1488      ;;      lfeed - Move cursor down with scroll.
1489      ;
1490      02F7      7D      lfeed: ld      a,l
1491      02F8      17      rla
1492      02F9      7C      ld      a,h
1493      02FA      17      rla      ;extract row# component of hl
1494      02FB      E6 1F      and      00011111b
1495      02FD      4F      ld      c,a      ;copy row# into c for scroll test
1496      02FE      CD 02E7      call     dncsr      ;move cursor to next row down

```



```

1496      0301      3A FFB1      ld      a,(base)      ;test if cursor was on bottom row
1497      0304      91          sub      c              ;of screen before moving down
1498      0305      32 F319     ld      (gold),a      ;send scroll flag back to fast users
1499      0308      C0          ret      nz              ;exit if not at bottom
1500      0309      E5          push     hl              ;prepare scroll screen up
1501      030A      3A F31C     ld      a,(usrstk+1)
1502      030D      3C          inc      a
1503      030E      C4 040F     call    nz,bbg         ;bury balcones gold, unless monitor running
1504      0311      CD 0341     call    clrln          ;fill top line with spaces
1505      0314      29          add     hl,hl
1506      0315      7C          ld      a,h              ;get row# component of hl into a
1507      0316      E6 1F      and     00011111b
1508      0318      32 FFB1     ld      (base),a      ;store new base line#
1509      031B      D3 14      out     (scroll),a    ;scroll top line to bottom
1510      031D      E1          pop     hl              ;restore cursor
1511      031E      C9          ret
1512
1513      ;;      tab - Move cursor to next tab stop.
1514      ;
1515      031F      11 0008     tab:    ld      de,8          ;tabs are every 8 columns
1516      0322      7D          ld      a,l              ;get column component of
1517      0323      E6 78      and     01111000b      ;previous tab position
1518      0325      83          add     a,e
1519      0326      FE 50      cp     80
1520      0328      D0          ret     nc              ;if next tab column past end of line
1521      0329      7D          ld      a,l
1522      032A      E6 FB      and     11111000b      ;advance cursor to next tab stop
1523      032C      6F          ld      l,a
1524      032D      19          add     hl,de
1525      032E      C9          ret
1526
1527      ;;      bell - Move speaker back and forth.
1528      ;
1529      032F      3E 35     bell:   ld      a,blltim       ;Bell time constant
1530      0331      D3 29     bell:   out     (bellon),a    ;push speaker out
1531      0333      06 61     out     b,blonc        ;set Bell on time constant
1532      0335      10 FE     djnz   $                ;pause 8*2 micro seconds
1533      0337      D3 28     out     (belloff),a    ;yank speaker in
1534      0339      06 61     ld      b,blofc        ;set Bell off time constant
1535      033B      10 FE     djnz   $
1536      033D      3D          dec     a
1537      033E      20 F1     jr     nz,bell1        ;if more noise to make
1538      0340      C9          ret
1539
1540      ;;      clrln - Clear line.
1541      ;
1542      0341      CD 02F2     clrln: call    return      ;return cursor and fall through clreol
1543
1544      ;;      clreol - Clear to end of line.
1545      ;
1546      0344      7D          clreol: ld     a,l
1547      0345      E6 7F      and     01111111b      ;get column component of cursor position
1548      0347      FE 50      cp     80
1549      0349      D0          ret     nc              ;if someone busted curpos
1550      034A      ED 44      neg     a
1551      034C      C6 50      add     a,80            ;calculate number of characters to clear

```

```

1557 0355 6F          ; restore cursor column
1558 0356 C9          ret
1559
1560          ;; clrscn - clear visible screen memory.
1561          ;
1562 0357 21 3000      clrscn: ld      hl,crtmem      ;home cursor
1563 035A 3E 17        ld      a,23
1564 035C 32 FFB1      ld      (base),a      ;put line 23 at bottom of screen
1565 035F D3 14        out     (scroll),a    ;note scroll register gets A8-A12, not d0-d7
1566
1567          ;; clreos - clear to end of screen.
1568          ;
1569 0361 CD 0344      clreos: call   clreol      ;clear remainder of current row
1570 0364 E5          push  hl      ;save cursor location
1571 0365 ED 4B FFB1  clrsl:  ld      bc,(base)   ;set bottom screen row to c
1572 0369 7D          ld      a,1
1573 036A 17          rla
1574 036B 7C          ld      a,h
1575 036C 17          rla      ;get row# component of hl into a
1576 036D E6 1F        and    00011111b
1577 036F B9          cp      c
1578 0370 28 08        jr     z,clrs2      ;if hl is on bottom row of screen
1579 0372 CD 02E7      call   dnscr      ;point hl to next row
1580 0375 CD 0341      call   clrln      ;and fill that line with spaces
1581 0378 1B EB        jr     clrs1
1582 037A E1          clrsl:  pop     hl      ;restore original cursor pointer
1583 037B C9          ret
1584
1585          ;; lindel - Line delete.
1586          ;
1587 037C E5          lindel: push  hl      ;save cursor address
1588 037D CD 040F      call   bbg        ;bury balcones gold
1589 0380 29          add    hl,hl
1590 0381 7C          ld     a,h
1591 0382 E6 1F        and    00011111b   ;extract row
1592 0384 ED 4B FFBO  lind1: ld     bc,(base-1) ;get base screen row in b
1593 0388 CD 03D1      call   smp        ;set move parameters
1594 038B B8          cp     b
1595 038C 28 10        jr     z,lind2     ;if last line
1596 038E C5          push  bc          ;b=last line, c=row
1597 038F 01 0050      ld     bc,80
1598 0392 ED B0        ldir
1599 0394 C1          pop   bc
1600 0395 79          ld   a,c
1601 0396 3C          inc  a
1602 0397 FE 18        cp   24
1603 0399 38 ED        jr   c,lind1
1604 039B AF          xor  a            ;wrap
1605 039C 18 EA        jr   lind1       ;move next line
1606 039E EB          lind2: ex  de,hl
1607 039F CD 0341      lind3: call  clrln

```

```

1608      03A2      E1                pop      hl                ;restore original cursor
1609      03A3      C9                ret
1610
1611
1612      ;;          linins - Line insert.
1613      ;
1614      03A4      E5                linins: push   hl                ;save cursor position
1615      03A5      3E 17             ld        a,23             ;get bottom line
1616      03A7      CD F31E           call     cca                ;compute cursor address
1617      03AA      CD 040F           call     bbg                ;bury balcones gold
1618      03AD      E1                pop      hl
1619      03AE      E5                push    hl
1620      03AF      29                add     hl,hl
1621      03B0      7C                ld      a,h
1622      03B1      E6 1F             and     00011111b         ;extract cursor row
1623      03B3      47                ld      b,a
1624      03B4      3A FFB1           ld      a,(base)         ;set last line
1625      03B7      88                lin1:  cp      b
1626      03B8      28 13             jr      z,lini3           ;if move complete
1627      03BA      3D                dec     a
1628      03BB      F2 03C0           jp      p,lini2
1629      03BE      3E 17             ld      a,23
1630      03C0      CD 03D1           lin12: call    smp                ;set move parameters
1631      03C3      EB                ex      de,hl
1632      03C4      C5                push    bc
1633      03C5      01 0050           ld      bc,80
1634      03C8      ED 80             ldir
1635      03CA      C1                pop     bc
1636      03CB      18 EA             jr      lin1              ;move next line
1637      03CD      E1                lin13: pop     hl
1638      03CE      E5                push    hl                ;restore cursor
1639      03CF      18 CE             jr      lind3             ;clear cursor line
1640
1641      ;;          smp - Set move parameters.
1642      ;
1643      03D1      4F                smp:   ld      c,a                ;save row
1644      03D2      CD F324           call    cca2
1645      03D5      EB                ex      de,hl
1646      03D6      79                ld      a,c
1647      03D7      CD F323           call    cca1
1648      03DA      79                ld      a,c
1649      03DB      C9                ret
1650
1651      ;;          chrins - Character insert.
1652      ;
1653      03DC      E5                chrins: push   hl
1654      03DD      7D                ld      a,1                ;set cursor column
1655      03DE      E6 7F             and     01111111b         ;set move length = 79-column
1656      03E0      ED 44             neg
1657      03E2      C6 4F             add     a,79
1658      03E4      47                ld      b,a                ;number of chars to move
1659      03E5      7E                ld      a,(hl)             ;get char under cursor
1660      03E6      36 20             ld      (hl),a            ;clear char under cursor
1661      03E8      28 06             jr      z,chrin2         ;if cursor in last column
1662      03EA      2C                chrin1: inc     l
1663      03EB      4E                ld      c,(hl)
1664      03EC      77                ld      (hl),a

```

```

1668      03F4      C9                ret
1669                                     ;; chrdel - Character delete.
1670                                     ;
1671                                     ;
1672      03F5      E5                chrdel: push    hl
1673      03F6      7D                ld      a,l
1674      03F7      E6 7F             and     01111111b    ;isolate cursor column
1675      03F9      ED 44             neg
1676      03FB      C6 4F             add     a,79
1677      03FD      4F                ld      c,a          ;number of chars to move = 79-column
1678      03FE      06 00             ld      b,0
1679      0400      54                ld      d,h
1680      0401      5D                ld      e,l
1681      0402      1A                ld      a,(de)
1682      0403      32 F319           ld      (gold),a    ;mine balcones gold
1683      0406      23                inc     hl
1684      0407      C4 0418           call   nz,ldirx
1685      040A      EB                ex     de,hl
1686      040B      36 20             ld      (hl),' '    ;blank last char on line
1687      040D      E1                pop     hl          ;restore cursor
1688      040E      C9                ret
1689
1690                                     ;; bbg - bury balcones gold.
1691                                     ;
1692      040F      CD 02F2           bbg:   call   return
1693      0412      11 FF5C           ld      de,linbuf
1694      0415      01 0050           ld      bc,80
1695      0418      ED B0             ldirx: ldir
1696      041A      C9                ret
1697
1698      subttl  Logical to Physical Driver Executioner
1699      page

```

```

1700
1701
1702      0518!      +      above
1703                d&seg      ;code goes in ram
1704                ;;      Xqdvr - Execute Physical Driver.
1705                ;
1706                ;      Entry: HL = Pointer to Physical Drive Request Block
1707                ;
1708                ;
1709      F344      23      xqdvr:  inc  hl      ;point at physical unit
1710      F345      E5      push  hl
1711      F346      23      inc   hl
1712      F347      5E      ld    e,(hl)      ;set logical drive
1713      F348      21 F360 ld    hl,Selstab ;Set driver mapping table address
1714      F34B      16 00  ld    d,0
1715      F34D      19      add   hl,de      ;index into driver select table
1716      F34E      19      add   hl,de
1717      F34F      5E      ld    e,(hl)      ;set physical driver index
1718      F350      23      inc   hl
1719      F351      7E      ld    a,(hl)      ;set physical unit
1720      F352      21 F380 ld    hl,Drvtab  ;set Driver table address
1721      F355      19      add   hl,de
1722      F356      19      add   hl,de
1723      F357      5E      ld    e,(hl)      ;set physical driver address
1724      F358      23      inc   hl
1725      F359      56      ld    d,(hl)
1726      F35A      E1      pop   hl      ;recover request block address
1727      F35B      77      ld    (hl),a    ;store physical unit
1728      F35C      28      dec   hl
1729      F35D      D5      push  de      ;execute physical driver
1730      F35E      C9      ret
1731
1732      subttl Physical Disk Driver Area
1733      page

```

```

1738      035F"      +      ;;      d8seg
1739      ;;      Waste space to get drivers on page boundry.
1740      ;
1741      F35F      ; Wasted:
1742      000F      bndry      equ      0fh
1743      ;;      if      ($ and bndry) ne 0
1744      F35F      ;;      defs      bndry+1-($ and bndry),-1
1745      ;;      endif
1746      ;;
1747      ;;      Logical to Physical Drive Mapping Tables.
1748      ;
1749      ;      Seltab contains two bytes per logical CP/M drive A-P.
1750      ;      The first byte is an index into the physical driver
1751      ;      address table below. The second byte is a unit number
1752      ;      that is passed to the driver by the standard deblocker.
1753      ;
1754      F360      Seltab:
1755      ;;
1756      F360      01 00      .A:      defb      1,0      ;Floppy Unit 0
1757      F362      01 01      .B:      defb      1,1      ;Floppy Unit 1
1758      F364      01 02      .C:      defb      1,2      ;Floppy Unit 2
1759      F366      01 03      .D:      defb      1,3      ;Floppy Unit 3
1760      ;;
1761      F368      01 04      .E:      defb      1,4      ;Rigid Partition 0
1762      F36A      01 05      .F:      defb      1,5      ;Rigid Partition 1
1763      F36C      01 06      .G:      defb      1,6      ;Rigid Partition 2
1764      F36E      01 07      .H:      defb      1,7      ;Rigid Partition 3
1765      ;;
1766      F370      00 00      .I:      defb      0,0      ;Error Driver
1767      F372      00 00      .J:      defb      0,0      ;Error Driver
1768      F374      00 00      .K:      defb      0,0      ;Error Driver
1769      F376      00 00      .L:      defb      0,0      ;Error Driver
1770      ;;
1771      F378      00 00      .M:      defb      0,0      ;Error Driver
1772      F37A      00 00      .N:      defb      0,0      ;Error Driver
1773      F37C      00 00      .O:      defb      0,0      ;Error Driver
1774      F37E      00 00      .P:      defb      0,0      ;Error Driver
1775      ;;
1776      ;;      Physical Driver Address Table.
1777      ;
1778      ;      Dvrtab contains the addresses of several independent
1779      ;      physical disk drivers. By convention, driver # 0 always
1780      ;      returns a select error.
1781      ;
1782      F380      F42A      Dvrtab: defw      Selerr      ;select error physical driver
1783      F382      F480      defw      Dskdvr      ;Disk driver (WD or SA)
1784      F384      0000      defw      0      ;Empty physical driver expansion slots
1785      F386      0000      defw      0
1786      F388      0000      defw      0
1787      F38A      0000      defw      0
1788      F38C      0000      defw      0

```

```

1789      F38E      FFFF      defw      0-1      ;mark last empty expansion slot
1790
1791      ;;      Overlaid Monitor Ram Address Definitions.
1792      ;
1793      FC80      dirbuf      equ      0fc80h      ;director buffer
1794      FD00      chk00      equ      0fd00h      ;Directory Check Vector for Floppy Drive 0
1795      FD20      chk01      equ      0fd20h      ;Directory Check Vector for Floppy Drive 1
1796      FD40      chk02      equ      0fd40h      ;Directory Check Vector for Floppy Drive 2
1797      FD60      chk03      equ      0fd60h      ;Directory Check Vector for Floppy Drive 3
1798      0000      chk04      equ      0      ;No Check Vector for Rigid Partition 0
1799      0000      chk05      equ      0      ;No Check Vector for Rigid Partition 1
1800      0000      chk06      equ      0      ;No Check Vector for Rigid Partition 2
1801      0000      chk07      equ      0      ;No Check Vector for Rigid Partition 3
1802
1803      FD80      a1100      equ      0fd80h      ;Floppy Drive 0 Allocation Vector
1804      FDA0      a1101      equ      0fda0h      ;Floppy Drive 1 Allocation Vector
1805      FDC0      a1102      equ      0fdc0h      ;Floppy Drive 2 Allocation Vector
1806      FDE0      a1103      equ      0fde0h      ;Floppy Drive 3 Allocation Vector
1807      FE00      a1104      equ      0fe00h      ;Rigid Partition Allocation vectors
1808      FE80      a1105      equ      0fe80h
1809      FEC0      a1106      equ      0fec0h
1810      FEE0      a1107      equ      0fee0h
1811
1812      subttl    Disk Parameter Headers
1813      page

```

1818	F394	0000	0000	dw	dirbuf,0	
1819	F398	FC80	0000	dw	chk00,a1100	
1820	F39C	FD00	FD80	dw		
1821						
1822	F3A0	0000	0000	dw	0,0,0,0	;Floppy Drive 1
1823	F3A4	0000	0000			
1824	F3A8	FC80	0000	dw	dirbuf,0	
1825	F3AC	FD20	FDA0	dw	chk01,a1101	
1826						
1827	F3B0	0000	0000	dw	0,0,0,0	;Floppy Drive 2
1828	F3B4	0000	0000			
1829	F3B8	FC80	0000	dw	dirbuf,0	
1830	F3BC	FD40	FDC0	dw	chk02,a1102	
1831						
1832	F3C0	0000	0000	dw	0,0,0,0	;Floppy Drive 3
1833	F3C4	0000	0000			
1834	F3C8	FC80	0000	dw	dirbuf,0	
1835	F3CC	FD60	FDE0	dw	chk03,a1103	
1836						
1837	F3D0	0000	0000	dw	0,0,0,0	;Rigid Partition 0
1838	F3D4	0000	0000			
1839	F3D8	FC80	F470	dw	dirbuf,Dpbrg4	
1840	F3DC	0000	FE00	dw	chk04,a1104	
1841						
1842	F3E0	0000	0000	dw	0,0,0,0	;Rigid Partition 1
1843	F3E4	0000	0000			
1844	F3E8	FC80	F480	dw	dirbuf,Dpbrg5	
1845	F3EC	0000	FE80	dw	chk05,a1105	
1846						
1847	F3F0	0000	0000	dw	0,0,0,0	;Rigid Partition 2
1848	F3F4	0000	0000			
1849	F3F8	FC80	F490	dw	dirbuf,Dpbrg6	
1850	F3FC	0000	FEC0	dw	chk06,a1106	
1851						
1852	F400	0000	0000	dw	0,0,0,0	;Rigid Partition 3
1853	F404	0000	0000			
1854	F408	FC80	F4A0	dw	dirbuf,Dpbrg7	
1855	F40C	0000	FEE0	dw	chk07,a1107	
1856						
1857				subttl	Sector Translate Tables	
1858				page		


```
1859
1860
1861      ;;      Sector Translation Tables.
1862      ;
1863      ;      For 8 inch single density drives.
1864      ;      Skew by 6
1865      ;
1866      ;      trn6:  db      01,07,13,19
1867      ;              db      25,05,11,17
1868      ;              db      23,03,09,15
1869      ;              db      21,02,08,14
1870      ;              db      20,26,06,12
1871      ;              db      18,24,04,10
1872      ;              db      16,22
1873      ;
1874      ;      selerr: ld      hl,0
1875      ;              or      -1
1876      ;              ret
1877      ;
1878      ;      subttl Floppy Disk Parameter Blocks
1879      ;      page
```

```

1885 F430 001A          dw      26          ;spt
1886 F432 03 07 00     db      3,7,0      ;blkshf, blkmsk, nullmsk
1887 F435 00F2 003F     dw      242,63,192,16,2 ;dsw,dirm,alloc01,chksiz,trk off
1888 F439 00C0 0010
1889 F43D 0002
1890 F43F 00          db      0          ;128 byte sectors
1891
1892          ;      Single Density, Double Side
1893
1894 F440 001A          dw      26          ;spt
1895 F442 04 0F 01     db      4,15,1     ;blkshf, blkmsk, nullmsk
1896 F445 00F6 007F     dw      246,127,192,16,2 ;dsw,dirm,alloc01,chksiz,trk off
1897 F449 00C0 0010
1898 F44D 0002
1899 F44F 00          db      0          ;128 byte sectors
1900
1901 F450          dpb8d:
1902          ;      Double Density, Single Side
1903
1904 F450 0034          dw      2*26       ;spt
1905 F452 04 0F 01     db      4,15,1     ;blkshf, blkmsk, nullmsk
1906 F455 00F2 007F     dw      242,127,192,32,2 ;dsw,dirm,alloc01,chksiz,trk off
1907 F459 00C0 0020
1908 F45D 0002
1909 F45F 81          db      81h        ;256 byte sectors, track zero single density
1910
1911          ;      Double Density, Double Side
1912
1913 F460 0034          dw      2*26       ;spt
1914 F462 05 1F 03     db      5,31,3     ;blkshf, blkmsk, nullmsk
1915 F465 00F6 007F     dw      246,127,192,32,2 ;dsw,dirm,alloc01,chksiz,trk off
1916 F469 00C0 0020
1917 F46D 0002
1918 F46F 81          db      81h        ;256 byte sectors, track zero single density
1919
1920          subttl Micro Floppy Disk Parameter Blocks
1921          page

```

```

1922
1923 F470 dpb5s:
1924
1925 ; Single Density, Single Side
1926
1927 F470 0012 dw 18 ;spt
1928 F472 03 07 00 db 3,7,0 ;blkshf, blkmsk, nulmsk
1929 F475 0052 001F dw 82,31,128,8,3 ;dsw,dirm,alloc01,chksiz,trk off
1930 F479 0080 0008
1931 F47D 0003
1932 F47F 00 db 0 ;128 byte sectors
1933
1934 ; Single Density, Double Side
1935
1936 F480 0012 dw 18 ;spt
1937 F482 03 07 00 db 3,7,0 ;blkshf, blkmsk, nulmsk
1938 F485 00AC 001F dw 172,31,128,8,3 ;dsw,dirm,alloc01,chksiz,trk off
1939 F489 0080 0008
1940 F48D 0003
1941 F48F 00 db 0 ;128 byte sectors
1942
1943 F490 dpb5d:
1944
1945 ; Double Density, Single Side
1946
1947 F490 0022 dw 17*2 ;spt
1948 F492 03 07 00 db 3,7,0 ;blkshf, blkmsk, nulmsk
1949 F495 009C 003F dw 156,63,192,16,3 ;dsw,dirm,alloc01,chksiz,trk off
1950 F499 00C0 0010
1951 F49D 0003
1952 F49F 81 db 81h ;256 byte sectors, track zero single density
1953
1954 ; Double Density, Double Side
1955
1956 F4A0 0022 dw 17*2 ;spt
1957 F4A2 04 0F 01 db 4,15,1 ;blkshf, blkmsk, nulmsk
1958 F4A5 00A2 003F dw 162,63,192,16,3 ;dsw,dirm,alloc01,chksiz,trk off
1959 F4A9 00C0 0010
1960 F4AD 0003
1961 F4AF 81 db 81h ;256 byte sectors, track zero single density
1962
1963 subttl Western Digital WD-1797-02 Floppy Disk Driver
1964 page
    
```

1971
1972
1973
1974
1975
1976
1977
1978
1979
1980

```
;  
;  
HL-> db    command ;1 = read, 0 = write, -1 = select dph  
      db    phunit  ;physical unit for request (0-3)  
      db    cpunit  ;CP/M logical drive for request (0-15)  
      dw    track   ;CP/M track number (offset already applied)  
      dw    sector  ;Phys sector number (after deblocking)  
      dw    address ;CP/M dma transfer address  
;  
subttl Assembly Constants  
page
```

```
1981
1982
1983 0066 NMI equ 00066h ;address of non maskable interrupt
1984
1985 ;; WD 1797 I/O port addresses.
1986 ;
1987 0010 wdsr equ 10h ;status
1988 0010 wdcr equ 10h ;command
1989 0011 wdtr equ 11h ;track
1990 0012 wdsn equ 12h ;sector
1991 0013 wddt equ 13h ;data
1992 001C wds1 equ 1ch ;drive select port
1993 0030 wdsd equ 30h ;select single density
1994 0031 wddd equ 31h ;select double density
1995
1996 ;; External Disk Parameter Tables.
1997 ;
1998
1999 0007 fm.un equ 7
2000 0004 fm.ds equ 4
2001 0005 fm.dd equ 5
2002 0006 fm.fv equ 6
2003 00A0 fm.ddss equ (1 shl fm.dd) or (1 shl fm.un)
2004
2005 004D ntrk8 equ 77
2006 0028 ntrk5 equ 40
2007
2008 0004 c.8in equ 4
2009 0005 c.two equ 5
2010 0006 timou equ 6 ;motor / select time out
2011 000A dpbofs equ 10 ;offset in dph for dpb address
2012
2013 subttl Floppy Disk Driver Proper
2014 page
```

```

2021 F4B5 32 F4E7          ld      (rdop),a      ;point to unit
2022 F4B8 3C              inc      a
2023 F4B9 28 55          jr      z,selec      ;if select command
2024 F4BB 06 0A          ld      b,10        ;set retry count
2025 F4BD C5              f1op1:  push      bc      ;save count
2026 F4BE E5              push      hl        ;save command
2027 F4BF 7E              ld      a,(hl)      ;set unit select
2028 F4C0 CD F544         call    selunt
2029 F4C3 FA F506         jr      m,f1op5     ;if unit not ready
2030 F4C6 23              inc      hl
2031 F4C7 23              inc      hl
2032 F4C8 4E              ld      c,(hl)      ;set track low
2033 F4C9 CD F5A3         call    seekx       ;position disk
2034 F4CC 4E              ld      c,(hl)      ;retrieve track low
2035 F4CD 20 37          jr      nz,f1op5    ;if unrecoverable error
2036 F4CF 23              inc      hl          ;track high
2037 F4D0 23              inc      hl
2038 F4D1 13              inc      de          ;point to second byte of track table entry
2039 F4D2 1A              ld      a,(de)      ;get diskette type
2040 F4D3 E6 18          and     18h
2041 F4D5 7E              ld      a,(hl)      ;sector low
2042 F4D6 20 06          jr      nz,f1op2    ;if single density, cp/m skews
2043 F4D8 79              ld      a,c          ;get current logical track
2044 F4D9 B7              or      a
2045 F4DA 7E              ld      a,(hl)      ;set sector
2046 F4DB 28 01          jr      z,f1op2     ;if single density track zero
2047 F4DD 3C              f1op2:  inc      a          ;translate for double density
2048 F4DE D3 12          out     (wdsn),a    ;set sector to read in 1791
2049 F4E0 23              inc      hl          ;skip sector high
2050 F4E1 23              inc      hl          ;dma1
2051 F4E2 5E              ld      e,(hl)      ;set transfer address to HL
2052 F4E3 23              inc      hl          ;dmaH
2053 F4E4 56              ld      d,(hl)
2054 F4E5 EB              ex      de,hl
2055 F4E6 3E 00          ld      a,0         ;set read/write switch
2056 F4E7 77              rdop   equ     $-1
2057 F4E8 B7              or      a
2058 F4E9 0E A8          ld      c,0a8h      ;preset write command
2059 F4EB 3E A3          ld      a,0a3h      ;set second part of OUTI
2060 F4ED 28 03          jr      z,f1op3     ;if write
2061 F4EF 0E 88          ld      c,088h      ;turn write command into read command
2062 F4F1 3D              dec     a            ;turn OUTI into INI
2063 F4F2 32 F4FE         f1op3:  ld      (rdwra),a  ;set up i/o direction
2064 F4F5 3E 00          ld      a,0
2065 F4F6 77              rdwrs  equ     $-1  ;set side compare flag
2066 F4F7 B1              add     a,c
2067 F4F8 4F              ld      c,a
2068 F4F9 CD F61D         f1op4:  call    stc          ;start transfer
2069 F4FC 76              halt                ;wait for DRQ or INT

```

```

2070      F4FD      ED A2
2071      F4FE
2072      F4FF      20 FB
2073      F501      CD F639
2074      F504      E6 DF
2075      F506      E1
2076      F507      C1
2077      F508      C8
2078      F509      D8
2079      F50A      CD F069
2080      F50D      10 AE
2081      F50F      C9
2082
2083
2084
2085      F510      7E
2086      F511      FE 04
2087      F513      D2 F42A
2088      F516      26 00
2089      F518      CD F039
2090      F51B      2B
2091      F51C      22 F559
2092      F51F      2B
2093      F520      22 F66E
2094      F523      26 00
2095      F525      6F
2096      F526      29
2097      F527      29
2098      F528      29
2099      F529      29
2100      F52A      11 F390
2101      F52D      19
2102      F52E      E5
2103      F52F      CD F65A
2104      F532      E1
2105      F533      CA F42A
2106      F536      71
2107      F537      23
2108      F538      70
2109      F539      01 000A
2110      F53C      09
2111      F53D      72
2112      F53E      2B
2113      F53F      73
2114      F540      ED 42
2115      F542      AF
2116      F543      C9
2117
2118
2119
2120      F544      4F
2121      F545      EB
2122      F546      21 F700
2123      F549      06 00
2124      F54B      09
2125      F54C      09

rdwra    ini
         equ    $-1
         jr     nz,flop4
         call   ttc
         and   0dfh
flop5:   pop    hl
         pop    bc
         ret    z
         ret    c
         call  softv
         djnz  flop1
         ret

::      select - select dph for unit.
:
selec:  ld     a,(hl)
         cp     4
         jp     nc,selerr
         ld     h,0
         call  dayti
         dec   hl
         ld   (mtradr),hl
         dec   hl
         ld   (stpadr),hl
         ld   h,0
         ld   l,a
         add  hl,hl
         add  hl,hl
         add  hl,hl
         add  hl,hl
         ld   de,Dpbase
         add  hl,de
         push hl
         call smf
         pop  hl
         jp   z,selerr
         ld  (hl),c
         inc hl
         ld  (hl),b
         ld  bc,dpbofs
         add hl,bc
         ld  (hl),d
         dec hl
         ld  (hl),e
         sbc hl,bc
         xor a
         ret

::      select physical unit.
:
selunt: ld     c,a
         ex     de,hl
         ld     hl,trktbl+1
         ld     l,b,0
         add    hl,bc
         add    hl,bc

```

```

2132 F558 32 F559      ld      (mtradr),a
2133 F559             equ      $-2                ;address filled in by once only routine
2134 F55B FB          mtradr  ei                ;insure clock enabled
2135 F55C CB 89      res      1,c                ;map C->A, D->B
2136 F55E DB 1C      in      a,(wds1)          ;read current select
2137 F560 47         ld      b,a
2138 F561 E6 F8      and     not 7
2139 F563 B1          or      c
2140 F564 3C         inc     c                ;insert new select
2141 F565 D3 1C      out     a                ;0-1, 1-2
2142 F567 A8         xor     (wds1),a          ;select drive
2143 F568 E6 03      and     b
2144 F56A 28 25      jr      z,sel3           ;if drive select identical
2145 F56C 3E FF      ld      a,-1            ;force track position recovery
2146 F56E 12         ld      (de),a
2147 F56F CB 60      bit    c.8in,b          ;test 8/5 status
2148 F571 20 1E      jr      nz,sel3          ;if 8"
2149 F573 CD F647    call   rdc              ;set type I status
2150 F576 06 08      ld      b,2*4           ;watch for four holes (8 transitions)
2151 F578 E5         sel1w: push   hl
2152 F579 2A F559   ld      hl,(mtradr)     ;get address of motor select timer
2153 F57C 7E         ld      a,(hl)
2154 F57D E1         pop    hl
2155 F57E D6 04      sub    timou-2         ;look for 1-2 seconds
2156 F580 DB         ret     c                ;if drive not spinning
2157 F581 DB 10      in     a,(wdsr)
2158 F583 E6 02      and     2
2159 F585 28 F1      sel2:  jr      z,sel1w   ;if index not under light
2160 F587 3A F585   ld      a,(sel2)        ;switch index polarity
2161 F58A EE 08      xor     8                ;(jr z) xor (jr nz)
2162 F58C 32 F585   ld      (sel2),a
2163 F58F 10 E7      djnz   selw            ;wait for at least three revolutions
2164 F591 DB 10      sel3:  in     a,(wdsr)   ;set ready status
2165 F593 E6 80      and     80h
2166 F595 C9         ret
2167
2168 F596 3E 18      seldns: ld a,18h        ;set track zero single density
2169 F598 32 F632   selden: ld (dsw),a     ;store switch for read/write routines
2170 F59B E6 18      and     18h
2171 F59D D3 31      out     (wddd),a        ;pre-select dual density
2172 F59F C8         ret     z                ;if dual density
2173 F5A0 D3 30      out     (wdsd),a        ;select single density
2174 F5A2 C9         ret
2175
2176 ;;          seek - position disk.
2177 :
2178 F5A3 79         seekx: ld a,c            ;set new track
2179 F5A4 B7         or     a
2180 F5A5 CC F596   call   z,seldns        ;force single density track 0
2181 F5A8 13         inc   de

```



```

2182 F5A9 1A ld a,(de)
2183 F5AA 1B dec de
2184 F5AB E6 01 and 1
2185 F5AD 28 15 jr z,sek1 ;if one sided diskette
2186 F5AF DB 1C in a,(wds1)
2187 F5B1 CB 67 bit c.8in,a
2188 F5B3 06 4D ld b,ntrk8 ;set number of eight inch tracks
2189 F5B5 20 02 jr nz,sek0 ;if 8" drives
2190 F5B7 06 28 ld b,ntrk5
2191 F5B9 79 sek0: ld a,c ;set seek track
2192 F5BA 88 cp b
2193 F5BB 3E 00 ld a,0 ;preset side 0
2194 F5BD 38 05 jr c,sek1 ;if side 0
2195 F5BF 79 ld a,c
2196 F5C0 90 sub b ;wrap to side 1
2197 F5C1 4F ld c,a
2198 F5C2 3E 02 ld a,2 ;set side 1
2199 F5C4 32 F4F6 sek1: ld (rdwrs),a ;store F1 (update S50)
2200 F5C7 87 add a,a ;move into select port position
2201 F5C8 47 ld b,a
2202 F5C9 F3 di
2203 F5CA DB 1C in a,(wds1)
2204 F5CC CB 97 res 2,a
2205 F5CE B0 or b
2206 F5CF FB ei
2207 F5D0 D3 1C out (wds1),a ;send out REAL S50
2208 F5D2 1A ld a,(de) ;check current position
2209 F5D3 D3 11 out (wdtr),a ;inform 1797 of current track
2210 F5D5 B9 cp c
2211 F5D6 28 17 jr z,seek3 ;if position ok, load head
2212 F5D8 3C inc a ;check for forced recovery
2213 F5D9 CC F5F8 call z,rse ;recover seek errors
2214 F5DC 28 0D jr z,seek1 ;if error not recoverable
2215 F5DE 79 sek0: ld a,c ;set new track
2216 F5DF D3 13 out (wddt),a ;in data register
2217 F5E1 3E 1C ld a,1ch ;set seek with verify command
2218 F5E3 CD F643 call isc ;issue step command
2219 F5E6 E6 98 and 98h
2220 F5E8 79 ld a,c ;update current track
2221 F5E9 28 02 jr z,seek2 ;if no errors
2222 F5EB F6 FF sek1: or -1 ;force recovery next time
2223 F5ED 12 sek2: ld (de),a
2224 F5EE C9 ret
2225 F5EF CD F647 sek3: call rdc ;set type I status
2226 F5F2 E6 20 and 20h ;test head load
2227 F5F4 28 E8 jr z,seek0 ;if head is not loaded
2228 F5F6 AF retzr: xor a ;say seek complete
2229 F5F7 C9 ret
2230
2231 ;; rse - recover seek error.
2232 ;
2233 F5F8 C5 rse: push bc
2234 F5F9 CD F605 call rdid ;read id mark
2235 F5FC 20 05 jr nz,rse1 ;if track position identified
2236 F5FE CD F641 call recal ;recalibrate
2237 F601 E6 04 and 4 ;verify track zero flag set

```

```

2243 F605 0E C4          rddid: ld      c,0c4h      ;set Read Address Command
2244 F607 CD F61D       call    stc          ;start transfer command
2245 F60A 76           halt    ;wait for interrupt
2246 F608 ED 40       in      b,(c)       ;first byte is track
2247 F60D 76           halt    ;
2248 F60E ED 48       in      c,(c)       ;second byte is side, pitch next 4
2249 F610 CD F639       call    ttc          ;terminate transfer command
2250 F613 E6 98       and    98h          ;ignore lost data
2251 F615 20 04       jr     nz,rddid1    ;if track not identified
2252 F617 78           ld     a,b
2253 F618 D3 11       out    (wdtr),a     ;tell 1797 track head is on now
2254 F61A F6           defb   0f6h         ;or xra to set NZ
2255 F61B AF           xor    a            ;set track not found
2256 F61C C9           ret
2257
2258 ;;          stc - start transfer command.
2259 ;
2260 F61D F3          stc:   di          ;lock normal interrupts
2261 F61E 3A 0066      ld     a,(NMI)      ;save byte at NMI address
2262 F621 32 F63A      ld     (ttca),a
2263 F624 3E C9       ld     a,0c9h       ;store RET there
2264 F626 32 0066      ld     (NMI),a
2265 F629 79          ld     a,c          ;retrieve command
2266 F62A 01 1413     ld     bc,wdt+20*256 ;1797 access timer / data port
2267 F62D D3 10       out    (wdcr),a    ;issue command
2268 F62F 10 FE       djnz  $            ;pause 60 usec
2269 F631 3E 00       ld     a,0
2270 F632          dsw   equ    $-1     ;density switch
2271 F633 E6 18       and    18h         ;say ready and density
2272 F635 C8          ret     z          ;if double density
2273 F636 06 80       ld     b,128       ;set 128 byte single density sectors
2274 F638 C9           ret
2275
2276 ;;          ttc - terminate transfer command.
2277 ;
2278 F639 3E 00       ttc:   ld     a,0      ;restore location 66
2279 F63A          ttca  equ    $-1
2280 F63B 32 0066      ld     (NMI),a
2281 F63E FB          ei          ;take interrupts now
2282 F63F 18 0A       jr     woc        ;wait for 1797 to complete
2283
2284 ;;          recalibrate drive.
2285 ;
2286 F641 AF          recal: xor    a            ;set restore command / track 0
2287 F642 12          ld     (de),a     ;set track zero
2288
2289 ;;          isc - issue step command.
2290 ;
2291 F643 F6 01       isc:   or     1          ;insert step rate
2292 F644          stepr equ    $-1      ;*****>;modify here for step rate change
2293 F645 18 02       jr     icc

```

```

2294      F647      3E D0      rdc:   ld      a,0d0h      ;terminate and set type I status
2295
2296      ::      icc - issue controller command.
2297      :
2298      F649      D3 10      icc:   out      (wdcr),a      ;issue 1797 command
2299
2300      ::      woc - wait operation complete.
2301      :
2302      F64B      3E 14      woc:   ld      a,20      ;set 60 usec delay
2303      F64D      3D      woc1:  dec      a
2304      F64E      20 FD      jr      nz,woc1
2305      F650      CD F066      woc2:  call     idle      ;idle cpu
2306      F653      DB 10      in      a,(wdsr)      ;set 1797 status
2307      F655      CB 47      bit     0,a
2308      F657      20 F7      jr      nz,woc2      ;if busy, wait
2309      F659      C9      ret
2310
2311      subttl Media Format Selector
2312      page

```

```

2317      ; entry: unit in A
2318      ;
2319      ; exit: DE = dpb address
2320      ; BC = translate table
2321      ;
2322      smf: call selunt      ;select unit
2323      ;      jp m,retzr     ;if disk not ready
2324      ;      ld hl,dtype
2325      ;      ld (hl),fm.ddss ;start out double density, single side, retry
2326      ;      in a,(wds1)    ;read select status
2327      ;      bit c,8in,a    ;test 8" / 5" status
2328      ;      jr nz,smf0     ;if 8 inch drives
2329      ;      set fm.fv,(hl) ;move up to 5.25" dpbs
2330      smf0: ld a,(stpadr)  ;set configurable step rate for 8" drives
2331      ;      stpadr equ $-2
2332      ;      and 3          ;just so seeks aren't formats
2333      ;      ld (stepr),a   ;save step rate in seek command
2334      smf0a: call recal    ;establish position
2335      ;      and 84h
2336      ;      ret z         ;if not on track zero
2337      ;      jp m,retzr    ;if unit not ready
2338      ;      out (wddd),a  ;set double density
2339      ;      ld a,-1
2340      ;      ld (de),a     ;clear drive on track
2341      ;      ld a,2       ;use track 2 for density select
2342      ;      out (wddt),a
2343      ;      ld a,18h     ;seek / no verify
2344      ;      call isc     ;issue seek command
2345      ;      ld a,1ch     ;find id mark
2346      ;      out (wdcr),a ;start verify
2347      ;      ld bc,0     ;set timers
2348      ;      smf1: djnz $ ;pause
2349      ;      in a,(wdsr)
2350      ;      bit 0,a
2351      ;      jr z,smf1a   ;if command completed
2352      ;      dec c
2353      ;      jr nz,smf1  ;if more time
2354      ;      call rdc     ;terminate seek
2355      ;      ld a,18h    ;set pseudo record not found
2356      ;      smf1a: and 18h ;check record not found / crc error
2357      ;      inc de      ;point to density word in track table
2358      ;      ld (de),a
2359      ;      dec de
2360      ;      jr z,smf2   ;if density select successful
2361      ;      out (wdsd),a ;use single density
2362      ;      ld a,1ch   ;verify single density
2363      ;      call isc   ;issue seek
2364      ;      and 18h
2365      ;      jr z,smf1b ;if single density successful
2366      ;      bit fm.un,(hl) ;test retry
2367      ;      res fm.un,(hl) ;clear retry

```

```

2368 F6B9 20 BA jr nz,smf0a ;if retry
2369 F6BB C9 ret ;return select error
2370 F6BC CB AE smf1b: res fm.dd,(hl) ;back up to single density dpbs
2371 F6BE CB BE smf2: res fm.un,(hl) ;clear retry
2372 F6C0 DB 1C in a,(wds1)
2373 F6C2 CB D7 set 2,a ;select side 2
2374 F6C4 D3 1C out (wds1),a
2375 F6C6 CD F605 call rdid ;read id mark
2376 F6C9 28 09 jr z,smf4 ;if no id found, must be one side
2377 F6CB 0D dec c
2378 F6CC 20 06 jr nz,smf4 ;if side 1 ID not read
2379 F6CE CB E6 set fm.ds,(hl) ;bump up to two sided dpbs
2380 F6D0 21 F6D1 ld hl,smfa ;set double sided status in track table
2381 F6D1 smfa equ $-2
2382 F6D3 34 inc (hl)
2383 F6D4 21 0000 smf4: ld hl,0 ;set diskette type
2384 F6D5 dtype equ $-2
2385 F6D7 7D ld a,l ;save type
2386 F6D8 4C ld c,h ;preset no translate
2387 F6D9 44 ld b,h
2388 F6DA 11 F430 ld de,dpb8s ;set base of disk parameter blocks
2389 F6DD 19 add hl,de
2390 F6DE EB ex de,hl ;return DPB address in DE
2391 F6DF CB 6F bit fm.dd,a
2392 F6E1 C0 ret nz ;if diskette is double density
2393 F6E2 01 F6ED ld bc,trn5 ;preset 5.25" skew table
2394 F6E5 CB 77 bit fm.fv,a
2395 F6E7 C0 ret nz ;if diskette is small
2396 F6E8 01 F410 ld bc,trn6 ;set 8" translate
2397 F6EB 3C inc a ;force NZ
2398 F6EC C9 ret
2399
2400 ;; Skew by 5 translate table.
2401 ;
2402 F6ED 01 06 0B 10 trn5: db 01,06,11,16
2403 F6F1 03 08 0D 12 db 03,08,13,18
2404 F6F5 05 0A 0F 02 db 05,10,15,02
2405 F6F9 07 0C 11 04 db 07,12,17,04
2406 F6FD 09 0E db 09,14
2407
2408 F6FF 7F 00 C0 00 trktbl: db 7fh,0,0c0h,0,20h,0,2,0,81h
2409 F703 20 00 02 00
2410 F707 81
2411
2412 F708 rlgdpb equ 0f708h
2413 F770 iobloc equ 0f770h
2414
2415 above
2416 0708" d&seg +
2417
2418 .dephase
2419 .phase 0f470h
2420 F470 sasstr equ $
2421
2422 Subttl Rigid Partition Disk Parameter Blocks.
2423 page

```

```

2429          0020          equ 32          ;Number of Tracks on Partition 1
2430          0010          equ 16          ;Number of Tracks on Partition 2
2431          0010          equ 16          ;Number of Tracks on Partition 3
2432
2433          0000          ..          aset 0          ;First usable track
2434          ..          irpc n,<4567>
2435          ..          aset ..+1          ;reserve system track
2436          Dsm&n          equ Nt&n*16-17
2437          Rtk&n          equ ..
2438          ..          aset ..+Nt&n-1
2439          Dpbrg&n:dw 512          ;spt
2440          db 5,31          ;blkshf, blkmsk
2441          db 3+2*(Dsm&n ge 256);exm
2442          dw Dsm&n          ;dsm
2443          dw 511          ;dirmax
2444          db -1          ;alloc0 (reserve additional dir space)
2445          db 0          ;alloc1
2446          dw 0          ;check size
2447          dw Rtk&n          ;track offset
2448          db 1          ;256 byte sectors
2449          endm
2450          F470          0200          +          Dpbrg&4:dw 512          ;spt
2451          F472          05 1F          +          db 5,31          ;blkshf, blkmsk
2452          F474          01          +          db 3+2*(Dsm&4 ge 256);exm
2453          F475          03EF          +          dw Dsm&4          ;dsm
2454          F477          01FF          +          dw 511          ;dirmax
2455          F479          FF          +          db -1          ;alloc0 (reserve additional dir space)
2456          F47A          00          +          db 0          ;alloc1
2457          F47B          0000          +          dw 0          ;check size
2458          F47D          0001          +          dw Rtk&4          ;track offset
2459          F47F          01          +          db 1          ;256 byte sectors
2460          F480          0200          +          Dpbrg&5:dw 512          ;spt
2461          F482          05 1F          +          db 5,31          ;blkshf, blkmsk
2462          F484          01          +          db 3+2*(Dsm&5 ge 256);exm
2463          F485          01EF          +          dw Dsm&5          ;dsm
2464          F487          01FF          +          dw 511          ;dirmax
2465          F489          FF          +          db -1          ;alloc0 (reserve additional dir space)
2466          F48A          00          +          db 0          ;alloc1
2467          F48B          0000          +          dw 0          ;check size
2468          F48D          0041          +          dw Rtk&5          ;track offset
2469          F48F          01          +          db 1          ;256 byte sectors
2470          F490          0200          +          Dpbrg&6:dw 512          ;spt
2471          F492          05 1F          +          db 5,31          ;blkshf, blkmsk
2472          F494          03          +          db 3+2*(Dsm&6 ge 256);exm
2473          F495          00EF          +          dw Dsm&6          ;dsm
2474          F497          01FF          +          dw 511          ;dirmax
2475          F499          FF          +          db -1          ;alloc0 (reserve additional dir space)
2476          F49A          00          +          db 0          ;alloc1
2477          F49B          0000          +          dw 0          ;check size
2478          F49D          0061          +          dw Rtk&6          ;track offset

```

Rigid Partition Disk Parameter Blocks.

```

2479 F49F 01 + db 1 ;256 byte sectors
2480 F4A0 0200 + Dpbrg&7:dw 512 ;spt
2481 F4A2 05 1F + db 5,31 ;blkshf, blkmsk
2482 F4A4 03 + db 3+2*(Dsm&7 ge 256);exm
2483 F4A5 00EF + dw Dsm&7 ;dsm
2484 F4A7 01FF + dw 511 ;dirmax
2485 F4A9 FF + db -1 ;alloc0 (reserve additional dir space)
2486 F4AA 00 + db 0 ;alloc1
2487 F4AB 0000 + dw 0 ;check size
2488 F4AD 0071 + dw Rtk&7 ;track offset
2489 F4AF 01 + db 1 ;256 byte sectors
2490
2491 subttl SA1403 - Shugart / DTC SASI Driver
2492 page

```

```

2497      EE00      rgdbuf      equ      0ee00h      ;rigid parameter load buffer
2498
2499      ;;      Sasi Pio Port Addresses.
2500      ;
2501      0011      pioAs      equ      11h      ;Pio A Status
2502      0010      pioAd      equ      pioAs xor 01b
2503      0013      pioBs      equ      pioAs xor 10b
2504      0012      pioBd      equ      pioAs xor 11b
2505
2506      0010      Sasid      equ      pioAd      ;bus data
2507      0012      Sasic      equ      pioBd      ;bus control
2508      0012      Sasis      equ      pioBd      ;bus status
2509
2510      001C      syspio     equ      1ch      ;system configuration port
2511
2512      ;;      Sasi controller status bit definitions.
2513      ;
2514      0000      b.bsy      equ      00      ;(in) controller busy status
2515      0001      b.msg      equ      01      ;(in) status byte completion status
2516      0002      b.cd       equ      02      ;(in) control byte or data byte transfer
2517      0003      b.req      equ      03      ;(in) controller request for data/command
2518      0004      b.io       equ      04      ;(in) data transfer direction
2519      0005      b.sel      equ      05      ;(out) controller select
2520      0006      b.par      equ      06      ;(in) buss parity error
2521      0007      b.rst      equ      07      ;(out) controller reset
2522
2523      ;;      Logical Unit Assignments.
2524      ;
2525      0000      falun      equ      0      ;A: Lun
2526      0001      fblun      equ      1      ;B: Lun
2527      0000      fclun      equ      0      ;C: Lun
2528      0002      fdlnun      equ      2      ;D: Lun
2529      0003      rglun      equ      3      ;E: Lun
2530
2531      subttl    Sasi Class Code Definitions
2532      page

```



```

2533
2534
2535
2536
2537
2538
2539
2540 0000
2541 0001
2542 0002
2543 0003
2544 0004
2545 0005
2546 0006
2547 0007
2548 0008
2549 0009
2550 000A
2551 000B
2552 000C
2553
2554
2555
2556 00C0
2557
2558
2559
2560 0000
2561 0001
2562 0002
2563 0003
2564
2565 0000
2566 0001
2567 0006
2568 0007
2569 0080
2570
2571
2572
2573 00E0
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587

;; Class Command Codes for Prom Set AS31*
;
; DTC Reference Manual Dated February 4, 1981.
;
; class 0 commands.
;
c.trdy equ 00h ;test ready status
c.recal equ 01h ;recalibrate drive
c.rsyn equ 02h ;request syndrome
c.rqsn equ 03h ;request sense after error
c.fmat equ 04h ;format drive
c.vtrk equ 05h ;verify track format
c.ftrk equ 06h ;format single track
c.flaw equ 07h ;format track with flaw
c.read equ 08h ;read data
c.wrpr equ 09h ;write protect sector
c.writ equ 0Ah ;write data
c.seek equ 0bh ;initiate seek
c.init equ 0ch ;initialize drive

;; Class 6 commands.
;
c.flpy equ 0c0h ;define floppy disk format

;; Floppy Format Codes.
;
fm.ds equ 0 ;double side bit
fm.dd equ 1 ;double density bit
fm.sz equ 2 ;sector size bit
fm.wr equ 3 ;log2(fm.dds+1)

fm.sdss equ 00h ;Single Density, Single Sided
fm.sdds equ 01h ;Single Density, Double Sided
fm.ddss equ 06h ;Double Density, Single Sided
fm.ddds equ 07h ;Double Density, Double Sided
fm.hard equ 80h ;Rigid

;; Class 7 commands.
;
c.tram equ 0e0h ;test ram buffer

;; Message Macros.
;
pmsg macro n,msg
if 1
.printx +MSG N+
endif
endm

phex macro n,m
.radix 16
pmsg %(n),<m>
.radix 10
endm

```

Balcones Operating System for the XEROX 820-II MACRO-80 3.44 09-Dec-81
Sasi Class Code Definitions

2588
2589
2590

subttl Sasi Physical Driver.
page

```

2591
2592
2593
2594
2595 F4B0 06 06 Sa1403: ld b,6 ;set retry count
2596 F4B2 7E 0A sas0a: ld a,(hl) ;set driver operation
2597 F4B3 23 inc hl ;point to unit
2598 F4B4 3C inc a
2599 F4B5 2B 49 jr z,sselec ;if select DPH
2600 F4B7 E5 push hl
2601 F4B8 C5 push bc
2602 F4B9 3D dec a
2603 F4BA 3E 0A ld a,c.writ ;preset write opcode
2604 F4BC 2B 02 jr z,sas0
2605 F4BE 3E 08 ld a,c.read ;assume read
2606 F4C0 32 F6F0 sas0: ld (opcode),a ;set Sasi opcode
2607 F4C3 7E ld a,(hl) ;get driver unit
2608 F4C4 E5 push hl
2609 F4C5 CD F5AF call mlu ;map to logical unit
2610 F4C8 E1 pop hl
2611 F4C9 23 inc hl ;ignore cpm disk
2612 F4CA 23 inc hl ;track low
2613 F4CB 56 ld d,(hl) ;set track
2614 F4CC 23 inc hl
2615 F4CD 23 inc hl
2616 F4CE 5E ld e,(hl) ;set sector
2617 F4CF CD F6D7 call cwp ;check write protect
2618 F4D2 20 22 jr nz,sas2 ;if write protected and track > 0
2619 F4D4 E5 push hl ;save request block address
2620 F4D5 CD F5C2 call mpa ;map physical address to logical address
2621 F4D8 21 F6F0 ld hl,opcode
2622 F4DB CD F643 call iccs ;issue controller command
2623 F4DE E1 pop hl ;get pointer to low sector back
2624 F4DF 23 inc hl ;ignore sector high
2625 F4E0 23 inc hl ;dma low
2626 F4E1 5E ld e,(hl)
2627 F4E2 23 inc hl ;dma high
2628 F4E3 56 ld d,(hl)
2629 F4E4 EB ex de,hl ;set transfer address to HL
2630 F4E5 06 00 ld b,0 ;set sector length
2631 F4E6 sas1en equ $-1
2632 F4E7 3A F6F0 ld a,(opcode)
2633 F4EA FE 0A cp c,writ
2634 F4EC 2B 05 jr z,sas1 ;if write command
2635 F4EE CD F65F call tdi ;transfer data in
2636 F4F1 1B 03 jr sas2
2637 F4F3 CD F656 sas1: call tdo ;transfer data out
2638 F4F6 C1 sas2: pop bc
2639 F4F7 E1 pop hl
2640 F4F8 2B dec hl
2641 F4F9 C8 ret ;if no errors
2642 F4FA CD F069 call softv ;report soft error
2643 F4FD 10 B3 djnz sas0a ;if more retries
2644 F4FF C9 ret ;return error
2645

```

E60 Balcones Operating System For the XEROX 820-11 MACRO-80 3.44 09-Dec-81
Physical Driver Select
2646
2647
subttl Physical Driver Select
page

```

2648
2649
2650
2651 F500 7E
2652 F501 FE 08
2653 F502
2654 F503 3F
2655 F504 D4 F50E
2656 F507 D0
2657
2658
2659
2660 F508 21 0000
2661 F50B F6 FF
2662 F50D C9
2663
2664
2665
2666
2667
2668
2669 F50E CD F6F6
2670 F511 CD F5AF
2671 F514 EB
2672 F515 7D
2673 F516 29
2674 F517 29
2675 F518 29
2676 F519 29
2677 F51A 11 F390
2678 F51D 19
2679 F51E FE 04
2680 F520 D0
2681 F521 E5
2682 F522 3E 80
2683 F524 32 F6F5
2684 F527 32 F5F1
2685 F52A 0A
2686 F52B F6 01
2687 F52D 02
2688 F52E 3E 07
2689 F530 32 F53D
2690 F533 C5
2691 F534 CD F57A
2692 F537 C1
2693 F538 60
2694 F539 69
2695 F53A 28 14
2696 F53C 3E 00
2697 F53D
2698 F53E D6 01
2699 F540 38 31
2700 F542 35
2701 F543 F2 F548
2702 F546 36 07

;; Select - Physical Driver Select.
:
sselect: ld a,(hl) ;set physical unit
         cp 8 ;verify in range
numunt equ $-1
         ccf
         call nc,smfs ;set media format
         ret nc ;if media identified

;; selerr - Select Error Driver.
:
xselerr: ld hl,0 ;Select Error Driver
selerl: or -1
        ret

;; smfs - Set Media Format.
:
entry: A = Driver unit index
Exit: HL = DPH address, if no carry
:
smfs: call first ;execute first time only routine
      call mlu ;map to logical unit
      ex de,hl ;get dph index to hl
      ld a,l ;and A
      add hl,hl ;index *16
      add hl,hl
      add hl,hl
      add hl,hl
      ld de,Dpbase ;set base of Disk Parameter Headers
      add hl,de
      cp 4
      ret nc ;if rigid unit
      push hl ;save dph address
      ld a,80h ;disable error recovery
      ld (dctr1),a
      ld (lastfm+1),a
      ld a,(bc) ;always try double side first
      or 1 shl fmds
      ld (bc),a
      ld a,8-1 ;try each type two times
smfs1: ld (smfsa),a ;set retry count
      push bc ;save define format table address
      call cdd ;check drive density
      pop bc
      ld h,b ;set format table address
      ld l,c
      jr z,smfs2 ;if diskette type identified
      ld a,0
smfsa equ $-1 ;diskette type retry counter
      sub 1
      jr c,smfs4 ;if media not identified
      dec (hl) ;advance disk type code
      jp p,smfs1a ;if no wrap
      ld (hl),fm.ddds

```

```

2707 F550 57          smfs2: ld      d,a          ;preset no translate
2708 F551 5A          ld      e,d
2709 F552 CB 4E      bit      fddd,(hl)
2710 F554 20 03      jr      nz,smfs3      ;if diskette is double density
2711 F556 11 F410    ld      de,trn6      ;set single density translate
2712 F559 E1          smfs3: pop     hl      ;get dph address
2713 F55A E5          ld      push hl
2714 F55B 73          ld      (hl),e       ;store translate address
2715 F55C 23          inc     hl
2716 F55D 72          ld      (hl),d
2717 F55E 11 0009    ld      de,10-1
2718 F561 19          add     hl,de         ;point to dpb address in dph
2719 F562 0A          ld      a,(bc)       ;get selected format
2720 F563 E6 03      and     3
2721 F565 EB          ex      de,hl
2722 F566 6F          ld      l,a
2723 F567 29          add     hl,hl         ;index by 16
2724 F568 29          add     hl,hl
2725 F569 29          add     hl,hl
2726 F56A 29          add     hl,hl
2727 F56B 01 F430    ld      bc,dpb8s     ;set dpb base
2728 F56E 09          add     hl,bc        ;set dpb address (clears carry)
2729 F56F EB          ex      de,hl        ;recover dpb pointer address in dph
2730 F570 73          ld      (hl),e
2731 F571 23          inc     hl
2732 F572 72          ld      (hl),d
2733 F573 E1          smfs4: pop     hl      ;get dph address
2734 F574 3E 00      ld      a,0          ;enable error recovery
2735 F576 32 F6F5    ld      (dctrl),a
2736 F579 C9          ret
2737
2738 ;;          cdd - check drive density.
2739 ;
2740 F57A 0A          cdd:  ld      a,(bc)      ;get attempted side
2741 F57B E6 01      and     1            ;try side 1 on ds, 0 on ss
2742 F57D 11 0201    ld      de,2*256+1
2743 F580 28 02      jr      z,cdd0       ;if single side
2744 F582 16 4F      ld      d,77+2       ;use back side
2745 F584 CD F5C2    cdd0: call     mpa         ;map physical address
2746 F587 21 F6F0    ld      hl,opcode
2747 F58A 36 08      ld      (hl),c.read
2748 F58C CD F643    call    iccs         ;issue controller command
2749 F58F CD F6CE    call    sim         ;set input mode
2750 F592 CD F687    cdd1: call    wfr         ;wait for req
2751 F595 20 04      jr      nz,cdd2      ;if timeout or status, not data requested
2752 F597 ED 78      in      a,(c)        ;eat sector
2753 F599 18 F7      jr      cdd1
2754 F59B CD F669    cdd2: call    wcc         ;wait command complete
2755 F59E C9          ret
2756
2757 ;;          p21 - Physical to Logical Mapping Table.
2758 ;

```

```

2759          :      First byte is the SA1403 Logical Unit Number
2760          :      Second byte is extended drive format code
2761          :
2762          :
2763          :
2764          :
2765          :
2766          :
2767          :
2768          :
2769          :
2770          :
2771          :      Mlu - Map Logical Unit.
2772          :
2773          :
2774          :      Entry:  A = Physical Driver Unit from Deblocker
2775          :      Exit:  DE = dph index
2776          :      BC = pointer to format code
2777          :      Sasi LUN stored in command block
2778          :
2779          :
2780          :
2781          :
2782          :
2783          :
2784          :
2785          :
2786          :
2787          :
2788          :
2789          :
2790          :
2791          :
2792          :
2793          :
2794          :
2795          :
2796          :
2797          :
2798          :
2799          :
2800          :
2801          :
2802          :
2803          :
2804          :
2805          :
2806          :
2807          :
2808          :
2809          :
2810          :
2811          :
2812          :
2813          :
2814          :

```

<pre> F59F 00 00 F5A1 20 01 F5A3 00 06 F5A5 40 07 F5A7 60 80 F5A9 60 80 F5AB 60 80 F5AD 60 80 F5AF 21 F59F F5B2 16 00 F5B4 5F F5B5 19 F5B6 19 F5B7 7E F5B8 32 F6F1 F5BB 32 F6EB F5BE 23 F5BF 44 F5C0 4D F5C1 C9 F5C2 21 F4E6 F5C5 36 00 F5C7 EB F5C8 0A F5C9 FE 80 F5CB 28 46 F5CD FE 06 F5CF 38 06 F5D1 2C F5D2 7C F5D3 B7 F5D4 20 04 F5D6 2D F5D7 3E 80 </pre>	<pre> p21: db falun shl 5,fm.sdss ;Floppy Drive 0 db fblun shl 5,fm.sdss ;Floppy Drive 1 db falun shl 5,fm.ddss ;Floppy Drive 0 db fdlnun shl 5,fm.ddds ;Floppy Drive 2 db rglun shl 5,fm.hard ;Rigid Partition 0 db rglun shl 5,fm.hard ;Rigid Partition 1 db rglun shl 5,fm.hard ;Rigid Partition 2 db rglun shl 5,fm.hard ;Rigid Partition 3 mlu: ld hl,p21 ;set Rigid Physical to Logical map table ld d,0 ld e,a add hl,de ;point to table entry add hl,de ld a,(hl) ;get Sasi LUN ld (lun),a ;store in read/write command ld (deflun),a ;store in define command inc hl ;point to format descriptor ld b,h ld c,l ret mpa: ld hl,seclen ;preset sector length ld (hl),0 ex de,hl ;preset Laddr = Paddr for rigid ld a,(bc) ;get drive format code cp fm.hard jr z,mpa5 ;if Rigid Partition cp fmdsss jr c,mpa1 ;if single density inc l ;advance sector from 0->25 to 1->26 ld a,h or a jr nz,mpa2 ;if not on track zero dec l ld a,128 ;set short sector </pre>
--	--

```

2819 F5DF 7C          ld a,h          ;map first 77 tracks to side zero
2820 F5E0 FE 4D     cp 77
2821 F5E2 38 02    jr c,mpa21     ;if side zero tracks
2822 F5E4 D6 4D     sub 77         ;offset to back side
2823 F5E6 3F          mpa21: ccf
2824 F5E7 8F          adc a,a
2825 F5E8 67          ld h,a
2826 F5E9 E5          mpa22: push h1     ;save track/sector
2827 F5EA 0A          ld a,(bc)     ;get floppy format
2828 F5EB 2A F6EB    ld h1,(deflun);get new unit
2829 F5EE 67          ld h,a
2830 F5EF 11 FFFF    ld de,-1     ;get previously used format/lun
2831 F5F0             lastfm equ $-2
2832 F5F2 22 F5F0    ld (lastfm),h1 ;save this format/unit for next time
2833 F5F5 B7          or a
2834 F5F6 ED 52     sbc h1,de
2835 F5F8 28 0C     jr z,mpa3     ;if unit and format same as last time
2836 F5FA 32 F6EF    ld (flpfrm),a
2837 F5FD 21 F6EA    ld h1,deflpy ;issue define floppy command
2838 F600 CD F643    call iccs
2839 F603 CD F669    call wcc
2840 F606 E1          mpa3: pop h1     ;recover track / sector
2841 F607 44          ld b,h        ;set track
2842 F608 11 001A    ld de,26     ;compute sector-26-1+(Track+1)*26
2843 F60B 62          ld h,d        ;clear upper track
2844 F60C 37          scf
2845 F60D ED 52     sbc h1,de     ;adjust sector
2846 F60F 04          inc b         ;force one pass
2847 F610 19          mpa4: add h1,de ;multiply track by sectors/track
2848 F611 10 FD     djnz mpa4    ;if multiply incomplete
2849 F613 7C          mpa5: ld a,h     ;swap H & L
2850 F614 65          ld h,l
2851 F615 6F          ld l,a
2852 F616 22 F6F2    ld (addrh),h1 ;Store address in command block
2853 F619 C9          ret
2854
2855 subttl Sasi Bus Control Interface
2856 page

```



```

2857
2858
2859
2860 F61A CD F6AD
2861 F61D 7E
2862 F61E FE 01
2863 F620 3E 0A
2864 F622 28 02
2865 F624 3E 03
2866 F626 32 F627
2867 F627
2868 F629 CD F6D2
2869 F62C 3E 01
2870 F62E D3 10
2871 F630 3E 20
2872 F632 D3 12
2873 F634 DB 12
2874 F636 0F
2875 F637 38 06
2876 F639 CD F6A5
2877 F63C F2 F634
2878 F63F AF
2879 F640 D3 12
2880 F642 C9
2881
2882
2883
2884
2885
2886 F643 7E
2887 F644 FE 04
2888 F646 C8
2889 F647 CD F61A
2890 F64A 01 0610
2891 F64D CD F687
2892 F650 C8
2893 F651 ED A3
2894 F653 20 F8
2895 F655 C9
2896
2897
2898
2899 F656 CD F687
2900 F659 20 0E
2901 F65B ED B3
2902 F65D 18 0A
2903
2904
2905
2906 F65F CD F6CE
2907 F662 CD F687
2908 F665 20 02
2909 F667 ED B2
2910
2911

:: gca - get controller attention.
:
gca: call reset ;reset controller if required
      ld a,(hl) ;get command
      cp c,recal
      ld a,9+1 ;set 9+ second time-out
      jr z,gca0 ;if recalibrate, use long time-out
      ld a,2+1 ;use short time-out
gca0: ld (gcaa),a
gcaa equ $-2 ;*****=>:monitor one second timer address goes here
      call som ;set output mode
      ld a,1 ;Set sasi controller address
      out (Sasid),a
      ld a,1 shl b.sel ;assert Select Line
      out (Sasic),a
gca1: in a,(Sasis) ;get sasi status
      rrca ;get busy bit in C
      jr c,gca2 ;if controller is ready
      call cft ;check for time-out
      jp p,gca1 ;if not timed out
gca2: xor a
      out (Sasic),a ;drop Select
      ret

:: iccs - issue Controller Command.
:
: HL => Sasi command block
:
iccs: ld a,(hl) ;peek at opcode
      cp c,fmat
      ret z ;do not allow format entire disk
      call gca ;get controller attention
      ld bc,Sasid+6*256 ;set port / command block length
iccs1: call wfr ;wait for REQ
      ret z ;if data requested
      outi ;send next byte
      jr nz,iccs1
      ret

:: tdo - transmit data out.
:
tdo: call wfr ;wait for req
      jr nz,wcc ;if not data requested
      otir ;pitch sector out
      jr wcc

:: tdi - transmit data in.
:
tdi: call sim ;set input mode
      call wfr ;wait for req
      jr nz,wcc ;if status, not data requested
      inir ;read sector

:: wcc - wait command complete.

```

```

2917 F673 E6 03 and 3 ;ignore unused bits
2918 F675 47 ld b,a
2919 F676 CD F687 call wfr ;wait for REQ
2920 F679 28 20 jr z,ecr ;if not status
2921 F67B DB 12 in a,(Sasis) ;recover status
2922 F67D CB 4F bit b,msg,a
2923 F67F 28 1A jr z,ecr ;if not message byte
2924 F681 ED 78 in a,(c) ;read message byte
2925 F683 20 16 jr nz,ecr ;if last byte not zero
2926 F685 B0 or b ;set Sasi error status byte
2927 F686 C9 ret
2928
2929 ;; wfr - wait for REQ.
2930 ;
2931 ; Exit: A < 0 Timer Expired
2932 ; A = 0 Request is for data
2933 ; A > 0 Request is for control
2934 ;
2935 F687 CD F6A5 wfr: call cft ;check for time-out
2936 F68A FA F69A jp m,wfr1 ;if controller hung
2937 F68D DB 12 in a,(Sasis) ;read sasi status
2938 F68F CB 5F bit b,req,a
2939 F691 28 F4 jr z,wfr ;if request not asserted
2940 F693 CB 77 bit b,par,a ;check buss parity
2941 F695 20 03 jr nz,wfr1 ;if parity error
2942 F696 equ $-1 wfra
2943 F697 E6 04 and 1 shl b.cd ;test control / data bit
2944 F699 C9 ret
2945 F69A F1 wfra: pop af ;pitch return address
2946
2947 ;; ecr - Enable Controller Reset.
2948 ;
2949 F69B AF ecr: xor a ;enable controller reset next time
2950 F69C 32 F6AD ld (reset),a ;by placing NOP at reset entry point
2951 F69F F6 FF or -1 ;return error status
2952 F6A1 32 F5F0 ld (lastfm),a ;force define floppy format
2953 F6A4 C9 ret
2954
2955 ;; Cft - Check for Time-out.
2956 ;
2957 F6A5 CD F066 cft: call idle ;idle cpu
2958 F6A8 3A 0000 ld a,(0)
2959 F6A9 equ $-2 ;*****>;This word gets the address of the timer
2960 public cfta
2961 F6AB B7 or a
2962 F6AC C9 ret
2963
2964 ;; Reset - Reset Controller.
2965 ;
2966 ; This routine is called prior to every command that is
2967 ; issued to the controller, but disables itself after

```

```

2968 ; running. When, and if the controller times-out, this
2969 ; routine is re-enabled. Thus, the controller will be
2970 ; reset again before the next command is issued.
2971 ;
2972 F6AD 00 reset: nop ;*****>;Note RET gets put here after reset
2973 ; NOP gets put there if time-out
2974 F6AE 3E CF ld a,11001111b ;initialize pio in mode 3
2975 F6B0 D3 13 out (pioBs),a
2976 F6B2 3E 5F ld a,01011111b ;d7, d5 are outputs
2977 F6B4 D3 13 out (pioBs),a
2978 F6B6 3E 80 ld a,1 shl b,rst ;assert reset to controller
2979 F6B8 D3 12 out (Sasic),a
2980 F6BA AF xor a
2981 F6BB D3 12 out (Sasic),a ;de-assert reset
2982 F6BD 3E C9 ld a,0c9h
2983 F6BF 32 F6AD ld (reset),a ;disable reset until time-out
2984 F6C2 E5 push hl
2985 F6C3 21 F6E8 ld hl,rgrcal
2986 F6C6 CD F643 call iccs ;issue recursive rigid recalibrate
2987 F6C9 CD F669 call wcc
2988 F6CC E1 pop hl
2989 F6CD C9 ret
2990
2991 ;; Sim - Set Input Mode.
2992 ;
2993 F6CE 3E 4F sim: ld a,01001111b ;set pio A input mode
2994 F6D0 1B 02 jr som1
2995
2996 ;; Som - Set Output Mode.
2997 ;
2998 F6D2 3E 0F som: ld a,00001111b ;set pio A output mode
2999 F6D4 D3 11 som1: out (pioAs),a
3000 F6D6 C9 ret
3001
3002 ;; cwp - check write protect.
3003 ;
3004 F6D7 0A cwp: ld a,(bc) ;get drive type
3005 F6D8 E6 80 and fm,hard
3006 F6DA C8 ret z ;if not rigid disk access
3007 F6DB 3E 00 ld a,0 ;get dirty parameter flag
3008 F6DC rdnly equ $-1
3009 F6DD B7 or a
3010 F6DE C8 ret z ;if not write protected
3011 F6DF 7A ld a,d
3012 F6E0 B7 or a
3013 F6E1 C8 ret z ;if track zero request
3014 F6E2 3A F6F0 ld a,(opcode)
3015 F6E5 D6 08 sub c,read ;allow reads, but no writes to file system
3016 F6E7 C9 ret
3017
3018 subttl Sasi Command Blocks
3019 page

```

```

3025 F6E8 07          rgrcal: db      c.rcal
3026 F6E9 60          reclun: db      3 shl 5
3027
3028 F6EA C0          deflpy: db      c.flpy          ;define floppy format
3029 F6EB 00          deflun: db      0
3030 F6EC 00 00 00    flpfrm: db      0,0,0
3031 F6EF 00
3032
3033 F6F0 00          opcode: db      0          ;Class code / Operation
3034 F6F1 00          lun:   db      0          ;Logical Unit & Logical Address 20-16
3035 F6F2 00          addrh: db      0          ;
3036 F6F3 00          addrl: db      0          ;          Logical Address 15-8
3037 F6F4 01          nbk:   db      1          ;Number of Blocks
3038 F6F5 00          dctrl: db      0          ;Error Retry Disable Control word
3039
3040          subttl Overlayable Initialization Code
3041          page

```

```

3042
3043
3044
3045     F6F6     F5
3046
3047     0010
3048     000A
3049     F6F7     3E C9
3050     F6F9     32 F6F6
3051     F6FC     26 00
3052     F6FE     CD F039
3053     F701     2B
3054     F702     22 F6A9
3055     F705     22 F627
3056
3057     F708     21 F767
3058     F70B     CD F480
3059     F70E     B7
3060     F70F     CC F723
3061     F712     28 0D
3062     F714     21 F76C
3063     F717     7E
3064     F718     C6 20
3065     F71A     77
3066     F71B     20 EB
3067     F71D     2F
3068     F71E     32 F6DC
3069     F721     F1
3070     F722     C9
3071
3072
3073
3074     F723     21 EE00
3075     F726     3A F76C
3076     F729     FE 20
3077     F72B     20 04
3078     F72D     7E
3079     F72E     FE E5
3080     F730     C8
3081     F731     11 000F
3082     F734     06 04
3083     F736     7E
3084     F737     B7
3085     F738     C0
3086     F739     19
3087     F73A     7E
3088     F73B     E6 87
3089     F73D     CB 2F
3090     F73F     CB 2F
3091     F741     C0
3092     F742     23
3093     F743     10 F1
3094     F745     2B
3095     F746     11 F4AF
3096     F749     01 0040

;;      First - First time only.
;
first:  push    af
        phex   $-dskdvr,<SASI Resident Length is>
        .radix 16
        .radix 10
        ld     a,0c9h      ;nuke self first time
        ld     (first),a
        ld     h,0         ;indicate return register value
        call   dayt1      ;get address of monitor timer
        dec    hl
        ld     (cfta),hl  ;store address of timer for check routine
        ld     (gcaa),hl  ;and for command startup

first1: ld     hl,cnfdpb   ;point to physical driver read command
        call   sal403     ;read partition parameters
        or     a
        call   z,cpb      ;if no errors then check parameter blocks
        jr     z,first2   ;if parameters are loaded
        ld     hl,cnfdpb+5 ;try backup heads
        ld     a,(hl)     ;get logical sector
        add    a,32       ;advance to next head
        ld     (hl),a
        jr     nz,first1  ;if 4 heads and 2 cylinders not attempted
        cpl    nz         ;set tracks > 0 read only
        ld     (rdonly),a

first2: pop    af
        ret

;;      cpb - check parameter blocks.
;
cpb:   ld     hl,rgdbuf   ;point to dpb buffer
        ld     a,(cnfdpb+5) ;get sector this dpb set came from
        cp    32
        jr     nz,cpb1    ;if not primary set
        ld     a,(hl)
        cp    0e5h
        ret    z          ;use default dpbs if none configured
        ld     de,16-1    ;set offset from high spt to deblock control
        ld     b,4        ;verify 4 dpbs
        ld     a,(hl)     ;set low sectors / track
        cpb2: ld     a,(hl)
        or     a
        ret    nz        ;if bumper sectors / track
        add    hl,de      ;advance to deblock control
        ld     a,(hl)
        and   87h
        sra   a
        sra   a
        ret    nz        ;if bad deblocking constant
        inc  hl
        djnz cpb2
        dec  hl
        ld   de,Dpbrg4+16*4-1
        ld   bc,16*4
    
```

```

3102      F759      F5      cpb3:  push  af      ;get reserved tracks for partition
3103      F75A      7E      ld      a,(hl) ;just so nice numbers come out
3104      F75B      3D      dec     a      ;16 blks/track / 8 blks/byte = 2 bytes/track
3105      F75C      87      add     a,a    ;store low allocation vector address
3106      F75D      12      ld      (de),a ;advance to next dpb
3107      F75E      09      add     hl,bc
3108      F75F      EB      ex      de,hl
3109      F760      09      add     hl,bc ;advance to next dph
3110      F761      EB      ex      de,hl
3111      F762      F1      pop     af
3112      F763      3D      dec     a
3113      F764      20 F3    jr      nz,cpb3 ;if more to allocate
3114      F766      C8      ret     z      ;return success
3115
3116      F767      01 04 00    cnfldpb: db    01,4,0 ;read partition 0
3117      F76A      0000      dw    0 ;track zero
3118      F76C      0020      dw    32 ;sector 32
3119      F76E      EE00      dw    rgdbuf ;rigid parameter table buffer
3120
3121      0300      saside1 equ    $-sasstr
3122      .dephase
3123      FA08      dloc    defl  dloc+saside1
3124      .phase    dloc
3125
3126      above
3127      0A08"      +      d&seg
3128
3129      FA08      Dvrlmt: ;disk driver limit
3130
3131      FA08      rqttop equ    $ ;set required top of resident monitor
3132
3133      FA08      21 0000    slerr:  ld      hl,0
3134      FA0B      F6 FF      or      -1
3135      FA0D      C9      ret
3136
3137      subttl 820 Style Disk Driver Emulator
3138      page

```

```

3139
3140
3141
3142
3143   0A0E"      +
3144
3145   FA0E   FF      phycmd: defb   -1      ;physical Driver Command
3146   FA0F   FF      phyunt: defb   -1      ;physical unit
3147   FA10   00      phydrv: defb   00      ;logical unit
3148   FA11   0000    phytrk: defw   00      ;track
3149   FA13   0001    physec: defw   01      ;sector
3150   FA15   ED80    phydma: defw   bootbf   ;dma address
3151
3152
3153
3154
3155
3156
3157
3158   FA17   79
3159   FA18   FE 08
3160   FA1A   30 1D
3161   FA1C   32 FA10
3162   FA1F   21 FA5A
3163   FA22   06 00
3164   FA24   09
3165   FA25   7E
3166   FA26   B7
3167   FA27   EB
3168   FA28   67
3169   FA29   6F
3170   FA2A   C8
3171   FA2B   D5
3172   FA2C   06 FF
3173   FA2E   CD FA51
3174   FA31   7D
3175   FA32   B4
3176   FA33   D1
3177   FA34   28 03
3178   FA36   AF
3179   FA37   12
3180   FA38   C9
3181   FA39   F6 FF
3182   FA3B   C9
3183
3184
3185
3186   FA3C   0E 00
3187
3188
3189
3190
3191
3192   FA3E   79
3193   FA3F   32 FA11

```

```

;;      820 Style Disk Driver Emulator.
;
;      above
;      d&seg      ;generate code in ram
;
;      Select - Select Unit for I/O.
;
;      Entry:  C = Unit
;      Exit:   A = 0 if no errors
;            A = -1 if errors
;
select: ld    a,c      ;set drive selected
        cp    8
        jr    nc,sell
        ld    (phydrv),a ;save logical CP/M drive
        hl,seltbl ;set select table address
        ld    b,0
        add   hl,bc    ;index into select table
        ld    a,(hl)
        or    a
        ex   de,hl
        ld    h,a      ;in case previous select worked, say no dph
        ld    l,a      ;to internal routines
        ret   z        ;if drive has already been selected
        push de        ;save table address
        ld    b,-1     ;set Select operation
        call  xqphys   ;execute physical driver
        ld    a,l      ;get returned dph address
        or    h
        pop  de        ;retrieve select table address
        jr   z,sell    ;if select unsuccessful
        xor  a         ;return no errors
        ld   (de),a    ;prevent more density re-selects
sell:   or    -1      ;return error
        ret
;
;;      Home - Position to track zero.
;
home:   ld    c,0      ;force track zero
;
;;      Seek - Seek Track.
;
;      Entry:  C = Track to read/write from next
;
seek:   ld    a,c
        ld    (phytrk),a

```

```

3200 FA46 18 02 write: jr rdwr ;set write operation
3201
3202 ;; Read - Read Physical Sector.
3203 ;
3204 FA48 06 01 read: ld b,1 ;set read operation
3205
3206 ;; Rdwr - Read/Write Processor.
3207 ;
3208 ; Entry: C = Sector
3209 ; HL = Transfer Address
3210 ; Exit: A = 0 if no errors
3211 ; A = -1 if errors
3212 ;
3213 FA4A 79 rdwr: ld a,c
3214 FA4B 32 FA13 ld (physec),a ;set physical sector
3215 FA4E 22 FA15 ld (phydma),hl ;set transfer address
3216
3217 ;; xqphys - Internal Execute Physical Driver.
3218 ;
3219 ; Entry: B = -1 for Select
3220 ; B = 0 for Write
3221 ; B = 1 for Read
3222 ;
3223 FA51 21 FA0E xqphys: ld hl,phycmd ;point to physical command block
3224 FA54 70 ld (hl),b ;store operation
3225 FA55 CD F344 call xqdvr ;execute driver
3226 FA58 B7 or a ;set flags
3227 FA59 C9 ret
3228
3229 ;; Emulator Disk I/O Ram.
3230 ;
3231 FA5A FF FF FF FF seltbl: defb -1,-1,-1,-1 ;drive already selected table
3232 FA5E FF FF FF FF defb -1,-1,-1,-1
3233
3234 subttl Command processor
3235 page

```



```

Command processor
3236
3237
3238      OA62"      +      above      ;put code upstairs
3239      ;:      d&seg      ;
3240      ;:      prompt user for command.
3241      ;:
3242      FA62      FB      prompt: ei
3243      FA63      31 0000      ld      sp,stack      ;reset system stack
3244      FA66      CD FC3D      call     pnext
3245      FA69      0D 0A      defb     cr,lf
3246      FA6B      2A 20      defb     '+ '
3247      FA6D      04      defb     eot
3248      FA71      0E 50      ld      h1,linbuf
3249      FA73      CD FB37      ld      c,80      ;buffer of 80 chars (ver. 2.0)
3250      FA76      3B 51      call     getlin      ;input a buffered console line
3251      FA78      3A FF5C      jr      c,what      ;print 'what ?' if input error
3252      FA7B      FE 0D      autobt: ld      a,(linbuf) ;get first character in line
3253      FA7D      28 E3      cp      cr
3254      FA7F      D6 40      jr      z,prompt      ;jump if a null line
3255      FA81      FE 1B      sub     'e'
3256      FA83      30 44      cp      'Z'-'@'+1
3257      FA85      87      jr      nc,what      ;if not letter
3258      FA86      4F      add     a,a
3259      FA87      06 00      ld      c,a
3260      FA89      21 FAD9      ld      b,0
3261      FA8C      09      ld      h1,cmdtab+1 ;index command table with character
3262      FA8D      7E      add     h1,bc
3263      FA8E      2B      ld      a,(h1)
3264      FA8F      6E      dec     h1
3265      FA90      67      ld      l,(h1)      ;get address of command processor
3266      FA91      E6 80      ld      h,a
3267      FA93      20 17      and     80h
3268      FA95      11 FC55      jr      nz,prmt1      ;if resident command
3269      FA98      D5      ld      de,cloc      ;move transient command to RAM area
3270      FA99      01 0299      push    de
3271      FA9C      F3      ld      bc,tpamax      ;set length of largest transient
3272      FA9D      DB 1C      di
3273      FA9F      B7      in      a,(syspio)
3274      FAA0      F5      or      a
3275      FAA1      F4 F29C      push    af
3276      FAA4      ED B0      call     p.crton      ;enable rom if disabled
3277      FAA6      F1      ldir
3278      FAA7      F4 F293      pop     af
3279      FAAA      FB      call     p.crtoff      ;disable rom if enabled
3280      FAAB      E1      ei
3281      FAAC      E5      prmt1: pop     h1      ;set execution address
3282      FAAD      CD FC36      push    h1
3283      FAB0      FD 21 FF5D      call     crlf
3284      FAB4      CD FB5F      ld      iy,linbuf+1
3285      FAB7      DD E1      call     params      ;input numeric parameters from
3286      FAB9      2A FFB5      pop     ix      ;line buffer and test if error
3287      FABC      ED 5B FFB7      ld      h1,(param1)
3288      FAC0      ED 4B FFB9      ld      de,(param2)
3289      FAC4      CD FAD6      ld      bc,(param3)
3290      FAC7      30 99      call     jpix      ;call subroutine @ ix
3291      ;:      jr      nc,prompt      ;go back to prompt if no errors

```

```

3296 FAD3 04 defb eot
3297 FAD4 18 8C jr prompt
3298
3299 FAD6 DD E9 jpix: jp (ix) ;call subroutine @ ix
3300
3301 FAD8 177B cmdtab: defw help ;@ - Help user
3302 FADA 118B defw boot ;a - boot cp/m
3303 FADC 1353 defw baud ;b - bit rate
3304 FADE 1436 defw block ;c - memory block move
3305 FAE0 12F2 defw memdmp ;d - dump memory in hex/ascii
3306 FAE2 1315 defw view ;e - enter memory
3307 FAE4 1428 defw fill ;f - fill memory
3308 FAE6 12DB defw goto ;g - goto program
3309 FAE8 14E2 defw term ;h - host terminal
3310 FAEA 13CA defw incmd ;i - read from input port
3311 FAEC FAC9 defw what ;j - not used
3312 FAE0 FAC9 defw what ;k - not used
3313 FAF0 118B defw boot ;l - load system
3314 FAF2 1315 defw view ;m - memory examine/change
3315 FAF4 FAC9 defw what ;n - not used
3316 FAF6 13F1 defw outcmd ;o - write to output port
3317 FAF8 1459 defw proto ;p - printer protocol
3318 FAFA FAC9 defw what ;q - not used
3319 FAF0 FAC9 defw dskcmd ;r - display disk sector data
3320 FAFE FAC9 defw what ;s - not used
3321 FB00 1477 defw type ;t - typewriter mode
3322 FB02 FAC9 defw what ;u - not used
3323 FB04 1443 defw vercmd ;v - memory block compare
3324 FB06 1367 defw dskcmd ;w - disc sector write command
3325 FB08 13FB defw test ;x - ram diagnostic
3326 FB0A FAC9 defw what ;y - not used
3327 FB0C FAC9 defw what ;z - not used
3328 0036 cmdsiz equ $-cmdtab
3329
3330 FB0E BE check: cp (hl)
3331 FB0F C8 ret z ;return if (hl)=a
3332 FB10 F5 push af
3333 FB11 CD FB22 call mdata ;print what was actually read
3334 FB14 CD FC3D call pnext
3335 FB17 73 68 6F 75 defm 'should='
3336 FB1B 6C 64 3D
3337 FB1E 04 defb eot
3338 FB1F F1 pop af
3339 FB20 18 07 jr put2j
3340
3341 FB22 CD FC36 mdata: call crlf
3342 FB25 CD FC16 call put4hs
3343 FB28 7E ld a,(hl)
3344 FB29 C3 FC1B put2j: jp put2hs
3345
3346 subttl Console support routines

```

Balcones Operating System for the XEROX 820-II MACRO-80 3.44 09-Dec-81
Console support routines
3347 page

```

3353 FB31 3E 0D          ld      a,cr
3354 FB33 32 FF5D       ld      (linbuf+1),a
3355 FB36 C9           ret
3356 FB37 41           getlin: ld      b,c          ;save max line length parameter in b
3357 FB38 CD FC27       glin1: call    echo         ;get a character from the console
3358 FB3B FE 1E         cp      Helpkey
3359 FB3D 28 ED         jr      z,gethlp       ;if user needs help
3360 FB3F 77           ld      (h1),a
3361 FB40 FE 0D         cp      cr             ;check for carriage return
3362 FB42 C8           ret     z             ;if end of line
3363 FB43 FE 08         cp      'H'-64        ;check for ctl-h backspace
3364 FB45 28 09        jr      z,glin4
3365 FB47 FE 20         cp      '
3366 FB49 D8           ret     c             ;other control characters are illegal
3367 FB4A 23           inc     hl            ;store character in buffer
3368 FB4B 0D           dec     c
3369 FB4C 20 EA        jr      nz,glin1      ;get another if there's more room
3370 FB4E 37           scf
3371 FB4F C9           ret
3372
3373 FB50 2B           glin4: dec     hl            ;return with carry=1 if too
3374 FB51 CD FC3D       call    pnext         ;many characters are entered
3375 FB54 20 08        defb   ' ','H'-64    ;delete last character from buffer
3376 FB56 04           defb   eot            ;delete character from screen
3377 FB57 0C           inc     c
3378 FB58 7B           ld      a,b           ;set max line length
3379 FB59 91           sub     c
3380 FB5A 30 DC        jr      nc,glin1     ;if backspace not past the start of the line
3381 FB5C C9           ret
3382
3383 FB5D FD 23         para0: inc     iy       ;advance character scan
3384 FB5F 01 00FF       params: ld     bc,low -1 ;set parameter index
3385 FB62 FD 7E 00     ld     a,(iy+0)       ;fetch character
3386 FB65 D6 0D        sub     cr
3387 FB67 C8           ret     z             ;if no parameters
3388 FB68 D6 13        sub     ' '-cr
3389 FB6A 28 F1        jr      z,para0      ;if leading blanks
3390 FB6C 0C           para1: inc     c       ;advance parameter index
3391 FB6D CB 51        bit    2,c
3392 FB6F 37           scf
3393 FB70 C0           ret     nz           ;error if > 4 numbers entered
3394 FB71 C5           para2: push    bc      ;save parameter count
3395 FB72 CD FBDA       call   gethex        ;read a number from line buffer
3396 FB75 C1           pop     bc
3397 FB76 DD 21 FFB5    para4: ld     ix,param1 ;point to parameter storage area
3398 FB7A DD 09         add     ix,bc        ;add parameter count in bc
3399 FB7C DD 09         add     ix,bc
3400 FB7E DD 75 00     ld     (ix+0),1
3401 FB81 DD 74 01     ld     (ix+1),h
3402 FB84 FE 20         cp      '

```

```

3403 FB86 28 E4      jr      z,para1      ;get another item if space
3404 FB88 FE 2C      cp      ' '
3405 FB8A 28 E0      jr      z,para1      ;get another item if comma
3406 FB8C 79          ld      a,c           ;set parameter count
3407 FB8D 3C          inc     a
3408 FB8E C9          ret
3409
3410                ;;      dump - dump memory.
3411                ;
3412 FB8F E5          dump:  push  h1           ;save starting address
3413 FB90 CD FC16      call   put4hs        ;print starting address in hex
3414 FB93 CD FC1E      call   space
3415 FB96 06 10      ld      b,16
3416 FB98 3E 0F      dump2: ld      a,16-1      ;skip 3 columns on 16 byte boundry
3417 FB9A CD FC23      call   dmpfmt
3418 FB9D 3E 07      ld      a,8-1        ;skip 2 columns on 8 byte boundry
3419 FB9F CD FC23      call   dmpfmt
3420 FBA2 3E 03      ld      a,4-1        ;skip 1 column on 4 byte boundry
3421 FBA4 CD FC23      call   dmpfmt
3422 FBA7 7E          ld      a,(hl)
3423 FBA8 23          inc     hl           ;get a data byte @ hl
3424 FBA9 CD FC1B      call   put2hs        ;print the data in hex
3425 FBAC 10 EA      djnz   dump2        ;repeat 16 times
3426 FBAE CD FC1E      call   space
3427 FB81 E1          pop     hl           ;restore starting address
3428 FB82 06 10      ld      b,16
3429 FB84 3E 1F      dump3: ld      a,1fh      ;force next character
3430 FB86 CD F00C      call   conout
3431 FB89 7E          ld      a,(hl)
3432 FB8A 23          inc     hl           ;get back data byte @ hl
3433 FB8B CD F00C      call   conout        ;print ascii character in a
3434 FB8E 10 F4      djnz   dump3
3435 FBC0 CD F006      call   const         ;check console status
3436 FBC3 28 0C      jr      z,dump4      ;if char not ready
3437 FBC5 CD F009      call   conin         ;read char
3438 FBC8 FE 0D      cp      cr
3439 FBCA C8          ret     z           ;if user abort
3440 FBCB CD F009      call   conin        ;pause while user examines display
3441 FBCE FE 0D      cp      cr
3442 FBD0 C8          ret     z           ;if user found it
3443 FBD1 CD FC36      dump4: call  crlf      ;send end of line
3444 FBD4 1B          dec     de
3445 FBD5 7A          ld      a,d
3446 FBD6 B3          or      e
3447 FBD7 20 B6      jr      nz,dump      ;if dump not complete
3448 FBD9 C9          ret
3449
3450                ;;      gethex converts ascii to binary.
3451                ;
3452                ;      carry set on illegal conversion result
3453                ;      terminating character returns in a.
3454                ;      hl returns with 16 bit binary integer
3455                ;
3456 FBDA 21 0000      gethex: ld     hl,0    ;preset result
3457 FBDD 54          ld      d,h
3458 FBDE 5D          ld      e,l

```

```

3463 FBE3 19
3464 FBE4 FD 7E 00
3465 FBE7 4F
3466 FBE8 FD 23
3467 FBEA CD FBF3
3468 FBED 5F
3469 FBEE 30 EF
3470 FBF0 79
3471 FBF1 B7
3472 FBF2 C9
3473
3474
3475
3476 FBF3 D6 30
3477 FBF5 DB
3478 FBF6 FE 0A
3479 FBF8 3F
3480 FBF9 D0
3481 FBFA D6 07
3482 FBFC FE 0A
3483 FBFE D8
3484 FBFF FE 10
3485 FC01 3F
3486 FC02 C9
3487
3488 FC03 F5
3489 FC04 1F
3490 FC05 1F
3491 FC06 1F
3492 FC07 1F
3493 FC08 CD FC0C
3494 FC08 F1
3495 FC0C E6 0F
3496 FC0E C6 90
3497 FC10 27
3498 FC11 CE 40
3499 FC13 27
3500 FC14 18 0A
3501
3502 FC16 7C
3503 FC17 CD FC03
3504 FC1A 7D
3505 FC1B CD FC03
3506
3507
3508
3509 FC1E 3E 20
3510
3511 FC20 C3 F00C
3512
3513
3514

```

```

gnum3: add hl,de ;append next digit
        ld a,(iy*0) ;get next character from line buffer
        ld c,a
        inc iy ;advance buffer address
        call hexbin ;convert one ascii hex to binary
        ld e,a
        jr nc,gnum1
        ld a,c ;return first non hex digit
        or a
        ret

;; hexbin - convert hex to binary.
;
hexbin: sub '0'
        ret c
        cp 10
        ccf
        ret nc
        sub 7
        cp 10
        ret c
        cp 16
        ccf
        ret

put2hx: push af
        rra
        rra
        rra
        call putnib
        pop af
putnib: and 00001111b
        add a,90h
        daa
        adc a,40h
        daa
        jr output

put4hs: ld a,h
        call put2hx
        ld a,l
put2hs: call put2hx

;; space - output space.
;
space: ld a,' ' ;fall through to output space

output: jp conout ;display character

;; dmpfmt - Dump Command Output Formatter.
;

```

```

3515 FC23 A5 dmpfmt: and l ;check address boundary
3516 FC24 C0 ret nz ;if not on boundary
3517 FC25 18 F7 jr space ;skip one column
3518
3519 ;; echo - read and echo console character.
3520 ;
3521 ; Echo inputs one character from the console
3522 ; device, prints it on the console output and
3523 ; then returns it in the A register in upper case.
3524 ;
3525 FC27 CD F009 echo: call conin ;input a character and echo it
3526 FC2A FE 1E cp Helpkey
3527 FC2C C8 ret z ;do not echo help key
3528 FC2D CD F00C call conout
3529 FC30 FE 61 cp 'a'
3530 FC32 D8 ret c ;if not lower case
3531 FC33 D6 20 sub 'a'-'A' ;convert lower case to upper case
3532 FC35 C9 ret
3533
3534 ;; crlf - carriage return-linefeed.
3535 ;
3536 FC36 CD FC3D crlf: call pnext ;print next message
3537 FC39 OD OA 04 defb cr,lf,eot
3538 FC3C C9 ret
3539
3540 ;; pnext - print message after call.
3541 ;
3542 FC3D E3 pnext: ex (sp),hl ;set message address
3543 FC3E 7E ld a,(hl)
3544 FC3F 23 inc hl
3545 FC40 E3 ex (sp),hl ;set return address
3546 FC41 FE 04 cp eot
3547 FC43 C8 ret z
3548 FC44 CD F00C call conout
3549 FC47 18 F4 jr pnext
3550
3551 ; if options and (o.move or o.verf)
3552 ;; set block address for move and verify.
3553 ;
3554 FC49 EB blocad: ex de,hl
3555 FC4A B7 or a ;clear carry
3556 FC4B ED 52 sbc hl,de ;get difference between
3557 FC4D EB ex de,hl ;hl & de for bytecount
3558 FC4E D5 push de ;exchange de,bc
3559 FC4F 50 ld d,b
3560 FC50 59 ld e,c
3561 FC51 C1 pop bc
3562 FC52 03 inc bc ;get count+1 into bc
3563 FC53 C9 ret
3564 endif
3565 FC54 C9 ret
3566
3567 subttl Transient Command Area
3568 page

```

```

3573      ;:          signon - Announce System Ready.
3574      FC55      08          signon: ex      af,af'
3575      FC56      CD F293    ;:          call     crtoff          ;disable rom/ram
3576      FC57      08          ex          af,af'
3577      FC58      2B 4A      jr          z,sign4          ;if Rx1984 loaded disk driver
3578      FC59      08          ex          af,af'          ;get syspio data
3579      FC5A      21 F091    ld          hl,confg      ;point to configuration byte
3580      FC5B      CB 47      bit          0,a
3581      FC5C      2B 24      jr          z,sign3          ;if SASI interface present
3582      FC5D      F3          di
3583      FC5E      3E CF      ld          a,11001111b   ;set Pio B in Bit Mode
3584      FC5F      D3 1D      out         (sysctl),a
3585      FC60      3E 38      ld          a,00111000b   ;turn around d0,1,2
3586      FC61      D3 1D      out         (sysctl),a
3587      FC62      D3 1C      out         (syspio),a   ;drop all drive selects
3588      FC63      3E D0      ld          a,0d0h        ;reset wd-1797-02
3589      FC64      D3 10      out         (wd1797),a
3590      FC65      10 FE      sign1: djnz  sign1        ;wait 1797 not busy
3591      FC66      DB 1C      in          a,(syspio)
3592      FC67      CB 67      bit          c.five,a
3593      FC68      3E 02      ld          a,2           ;preset 10 msec step rate
3594      FC69      20 04      jr          nz,sign2      ;if not 5"
3595      FC6A      CB E6      set         c.five,(hl)
3596      FC6B      3E 03      ld          a,3           ;set long step
3597      FC6C      D3 10      sign2: out     (wd1797),a ;restore / unload heads
3598      FC6D      32 FF54    ld          (steptr),a
3599      FC6E      18 1E      jr          sign4
3600      FC6F      CB F6      sign3: set     c.sasi,(hl) ;set Sasi card installed
3601      FC70      21 F708    ld          hl,Rigdpb     ;set address of rigid dpb
3602      FC71      11 F470    ld          de,dpb5s      ;set address of 5.25" floppy dpb
3603      FC72      01 0300    ld          bc,Sasidl     ;set sasi driver length
3604      FC73      ED B0      ldir
3605      FC74      E6 02      and         2
3606      FC75      20 0D      jr          nz,sign4      ;if not A/E swap
3607      FC76      21 F361    ld          hl,Settab+1
3608      FC77      06 08      ld          b,8
3609      FC78      7E          sign3a: ld     a,(hl)
3610      FC79      EE 04      xor         4
3611      FCA0      77          ld          (hl),a
3612      FCA1      23          inc         hl
3613      FCA2      23          inc         hl
3614      FCA3      10 F8      djnz       sign3a
3615      FCA4
3616
3617      FCA6      CD FC3D    sign4: call    pnext
3618      FCA7      1A          defb       clr          ;clear screen
3619      FCA8      1B 38      defb       esc,'8'      ;set low light as default mode
3620      FCA9      38 32 30 2D defm       '820-II v '
3621      FCBA      49 49 20 76
3622      FCB4      20
3623      FCB5      34 2E 30 31 defb       rev/100+'0','.',(rev mod 100)/10+'0',(rev mod 10)+'0'

```



```

Balcones Operating System for the XEROX 820-II MACRO-80 3.44 09-Dec-81
Transient Command Area
3624 FCB9 20 1F 1C 20
3625 FCBD 31 39 38 32
3626 FCC1 20 58 65 72
3627 FCC5 6F 78 20 43
3628 FCC9 6F 72 70
3629 FCCC 0D 0A
3630 FCCE 0A
3631 FCCF 4C 20 2D 20
3632 FCD3 4C 6F 61 64
3633 FCD7 20 53 79 73
3634 FCDB 74 65 6D
3635 FCDE 0D 0A
3636
3637
3638 FCE0 48 20 2D 20
3639 FCE4 48 6F 73 74
3640 FCE8 20 54 65 72
3641 FCEC 6D 69 6E 61
3642 FCF0 6C
3643 FCF1 0D 0A
3644
3645
3646 FCF3 54 20 2D 20
3647 FCF7 54 79 70 65
3648 FCFB 77 72 69 74
3649 FCFF 65 72
3650 FD01 0D 0A
3651
3652 FD03 07 04
3653
3654 FD05 CD F006
3655 FD08 CA F003
3656 FD0B CD F009
3657 FD0E 18 F5
3658
3659
3660

defm ' ',31,28,' 1982 Xerox Corp'

defb cr,lf
defb lf
defm 'L - Load System'

defb cr,lf

if options and o.term
defm 'H - Host Terminal'

defb cr,lf
endif
if options and o.type
defm 'T - Typewriter'

defb cr,lf
endif
defb 7,eot

eatkey: call const
jp z,warm ;go enter monitor
call conin
jr eatkey

subttl I/O byte Drivers
page

```

```

3665 .dephase iobloc
3666 .phase iobloc
3667 ;; comins - Communications input status.
3668 :
3669 F770 DB 06 comins: in a,(siocpa)
3670 F772 OF rrca
3671 F773 9F sbc a,a
3672 F774 C9 ret
3673
3674 ;; cominp - Communications input data.
3675 :
3676 F775 DB 06 cominp: in a,(siocpa)
3677 F777 OF rrca
3678 F778 30 FB jr nc,cominp
3679 F77A DB 04 in a,(siodpa)
3680 F77C C3 F0E2 jp kbmask
3681
3682 ;; comout - Communications output.
3683 :
3684 F77F CD F788 comout: call comots
3685 F782 28 FB jr z,comout
3686 F784 79 ld a,c
3687 F785 03 04 out (siodpa),a
3688 F787 C9 ret
3689
3690 ;; comots - Communications output status.
3691 :
3692 F788 DB 06 comots: in a,(siocpa)
3693 F78A E6 04 and 4
3694 F78C C8 ret z
3695 F78D F6 FF or -1
3696 F78F C9 ret
3697
3698 ;; conioyb - get console i/o byte.
3699 :
3700 F790 3A 0003 conioyb: ld a,(iobyte)
3701 F793 E6 03 and 00000011b
3702 F795 C9 ret
3703
3704 ;; iocono - Console output through iobyte.
3705 :
3706 F796 CD F790 iocono: call conioyb
3707 F799 28 E4 jr z,comout
3708 F79B 3D dec a
3709 F79C CA F2FE jp z,fastcrt
3710 F79F 79 ld a,c
3711 F7A0 C3 F0FB jp sioout
3712
3713 ;; iocons - Console status through iobyte.
3714 :
3715

```

```

3716 F7A3 CD F790          focons: call   conioB
3717 F7A6 2B CB          jr           z,comins
3718 F7A8 3D             dec         a
3719 F7A9 CA F0CD       jp         z,kbdst
3720 F7AC C3 F0E5       jp         siost
3721
3722 ;; foconi - Console input through iobyte.
3723 ;
3724 F7AF CD F790          foconi: call   conioB
3725 F7B2 2B C1          jr           z,cominp
3726 F7B4 3D             dec         a
3727 F7B5 CA F0DB       jp         z,kbdin
3728 F7B8 C3 F0F0       jp         sioin
3729
3730 ;; lstout - List output through iobyte.
3731 ;
3732 F7BB 3A 0003        iolist: ld     a,(iobyte)
3733 F7BE E6 C0          and     11000000b
3734 F7C0 2B BD          jr     z,comout
3735 F7C2 EA F7DC       jp     pe,pioout
3736 F7C5 79           ld     a,c
3737 F7C6 FA F0FB       jp     m,siout
3738 F7C9 C3 F2FE       jp     fastcrt
3739
3740 ;; List output through iobyte
3741 ;
3742 F7CC 3A 0003        iolsts: ld     a,(iobyte)
3743 F7CF E6 C0          and     11000000b
3744 F7D1 2B B5          jr     z,comots
3745 F7D3 EA F7F4       jp     pe,piosto
3746 F7D6 FA F105       jp     m,siordy
3747 F7D9 F6 FF         or     -1
3748 F7DB C9           ret
3749
3750 ;; Parallel Output Driver.
3751 ;
3752 F7DC CD F7F4        pioout: call   piosto
3753 F7DF 2B FB          jr     z,pioout      ;if printer not ready
3754 F7E1 79           ld     a,c
3755 F7E2 D3 08         out   (gpioda),a     ;load character data
3756 F7E4 DB 0A         in    a,(gpiodb)
3757 F7E6 CB 97         res   p,strb,a       ;assert strobe
3758 F7E8 D3 0A         out   (gpiodb),a
3759 F7EA CB D7         set   p,strb,a       ;release strobe
3760 F7EC D3 0A         out   (gpiodb),a
3761 F7EE 3E 0A         ld    a,10           ;delay for ACK
3762 F7F0 3D           dec    a
3763 F7F1 20 FD         jr    nz,piol
3764 F7F3 C9           ret
3765
3766 ;; Parallel Output Status.
3767 ;
3768 F7F4 DB 0A         piosto: in    a,(gpiodb) ;read status
3769 F7F6 2F           cpl
3770 F7F7 E6 10         and   1 shl p.rdyo
3771 F7F9 C8           ret     z             ;if ready

```

3777
3778
3779
3780
3781

.dephase
.phase cloc+lobdvs
subttl Transient Command Processors
page

```

3782
3783
3784
3785
3786
3787 0148 +
3788
3789 FC55 21 FF5D
3790 FC58 7E
3791 FC59 2C
3792 FC5A D6 0D
3793 FC5C 28 0B
3794 FC5E FE 13
3795 FC60 28 F6
3796 FC62 D6 34
3797 FC64 D8
3798 FC65 FE 10
3799 FC67 3F
3800 FC68 D8
3801 FC69 4F
3802 FC6A C6 41
3803 FC6C 32 FCDD
3804 FC6F 2E 00
3805 FC71 C5
3806 FC72 E5
3807 FC73 CD FCEE
3808 FC76 21 FCD9
3809 FC79 E5
3810 FC7A 0E 00
3811 FC7C CD FA17
3812 FC7F C0
3813 FC80 3E FF
3814 FC82 12
3815 FC83 11 000A
3816 FC86 19
3817 FC87 5E
3818 FC88 23
3819 FC89 56
3820 FC8A CD FA3C
3821 FC8D 0E 01
3822 FC8F 1A
3823 FC90 32 FCD4
3824 FC93 B7
3825 FC94 20 0D
3826 FC96 21 000D
3827 FC99 19
3828 FC9A 4E
3829 FC9B 23
3830 FC9C 46
3831 FC9D 0B
3832 FC9E ED 43 FA11
3833 FCA2 4F
3834 FCA3 21 ED80
3835 FCA6 CD FA48
3836 FCA9 C0

if options and o.ddvr
-- disk boot loader command --
:
: overlay boot
: c&seg
boot1: ld h1,linbuf+1
      ld a,(h1) ;scan command line
      inc l
      sub cr
      jr z,boot2 ;if no parameter, boot from A:
      cp ' '-cr
      jr z,boot1 ;skip leading blanks
      sub 'A'-cr
      ret c ;if invalid drive
      ccf
      ret c ;if bad drive
boot2: ld c,a ;set boot drive selected
      add a,'A'
      ld (bootd),a ;set up error message
      ld l,0 ;set A:
      push bc
      push hl
      call swap ;switch boot drive with A:
      ld hl,booter ;set boot error return
      push hl
      ld c,0 ;then boot from A:
      call select
      ret nz ;if drive not configured or density error
      ld a,-1
      ld (de),a
      ld de,10 ;set dpb address offset within dph
      add hl,de
      ld e,(hl) ;set dpb address
      inc hl
      ld d,(hl)
      call home
      ld c,1 ;set sector 1
      ld a,(de) ;get low sectors per track
      ld (boots),a ;inform boot loader
      or a
      jr nz,boot3 ;if not rigid
      ld hl,13 ;set reserved track offset within dpb
      add hl,de
      ld c,(hl) ;get reserved tracks
      inc hl
      ld b,(hl)
      dec bc ;point behind directory
      ld (phytrk),bc ;do implied seek
      ld c,a ;set sector zero for rigid
      ld hl,bootbf ;point to boot load buffer
boot3: ld hl,bootbf ;read cold start loader
      call read
      ret nz ;if read error

```

```

3842 FCB6 1A ld a,(de) ;verify instructions read in
3843 FCB7 FE E5 cp 0e5h
3844 FCB9 C8 ret z ;if disk has no system
3845 FCBA 21 F000 ld hl,Monitr
3846 FCBD 22 F004 ld (warm+1),hl ;set warm start to reload monitor
3847 FCC0 CD F005 call lcp ;load configuration parameters
3848 FCC3 21 112B ld hl,iobdvr ;load iobyte driver
3849 FCC6 11 F770 ld de,iobloc
3850 FCC9 01 008D ld bc,iobdvs
3851 FCCC AF xor a
3852 FCCD CD F2A3 call crtldir
3853 FCDD 21 0080 ld hl,bootld ;set start address
3854 FCD3 3E 00 ld a,0
3855 FCD4 boots equ $-1 ;sectors per track
3856 FCD5 ld de,phycmd ;tell boot loader from whence he came
3857 FCD8 E9 jp (hl) ;execute Boot Loader with return to booter
3858
3859 ;; Booter - Boot Error Processor.
3860 ;
3861 FCD9 CD FC3D booter: call pnext
3862 FCDC 07 defb 7
3863 FCDD 64 3A 20 4C bootd: defm 'd: Load error.'
3864 FCE1 6F 61 64 20
3865 FCE5 65 72 72 6F
3866 FCE9 72 2E
3867 FCEB 04 defb eot
3868 FCEC C1 pop bc ;switch drives back
3869 FCED E1 pop hl
3870
3871 ;; swap - swap logical drives.
3872 ;
3873 ; Entry: C = first drive index, 0-15
3874 ; L = second drive index, 0-15
3875 ;
3876 FCEE 06 00 swap: ld b,0 ;clear upper indices
3877 FCF0 60 ld h,b
3878 FCF1 11 F360 ld de,seltab ;set select table address
3879 FCF4 29 add hl,hl
3880 FCF5 19 add hl,de
3881 FCF6 EB ex de,hl ;set second address to DE, get seltab to HL
3882 FCF7 09 add hl,bc
3883 FCF8 09 add hl,bc ;set first address to HL
3884 FCF9 06 02 ld b,2
3885 FCFB 4E swapl: ld c,(hl) ;swap two bytes
3886 FCF4 1A ld a,(de)
3887 FCFD 77 ld (hl),a
3888 FCFE 79 ld a,c
3889 FCF7 12 ld (de),a
3890 FD00 23 inc hl
3891 FD01 13 inc de
3892 FD02 10 F7 djnz swapl ;if swap not complete

```

```

3893      FD04      C9          ret
3894
3895      ;:          lcp - load configuration parameters.
3896      ;
3897      FD05      3E 81          lcp:  ld      a,10000001b    ;default i/o byte to CRT: and LPT:
3898      FD07      32 0003        ld      (iobYTE),a
3899      FD0A      3A FCD4        ld      a,(boots)        ;get boot diskette type
3900      FD0D      B7             or      a
3901      FD0E      0E 20          ld      c,32
3902      FD10      21 ED80        ld      hl,bootbf        ;use boot loader buffer
3903      FD13      28 08          jr      z,lcp1           ;if rigid, use system track, sector 32
3904      FD15      FE 1B          cp      26+1
3905      FD17      D8             ret      c                ;no parameters from single density boots
3906      FD18      0E 03          ld      c,3              ;odd configuration comes from track 0, sector 3
3907      FD1A      21 EE00        ld      hl,bootbf+128    ;use second half of boot loader buffer
3908      FD1D      CD FA48        lcp1:  call     read
3909      FD20      C0             ret      nz                ;if can't read configuration
3910      FD21      3A EE00        ld      a,(bootbf+128)
3911      FD24      D6 E5          sub     0e5h
3912      FD26      C8             ret      z
3913      FD27      3A EE7B        ld      a,(z.xonp)        ;configure Xon-Xoff
3914      FD2A      B7             or      a
3915      FD2B      28 03          jr      z,lcp2
3916      FD2D      FE C9          cp      0c9h
3917      FD2F      C0             ret      nz
3918      FD30      32 F115        lcp2:  ld      (Xonenb),a
3919      FD33      3A EE60        ld      a,(z.stpr)        ;configure step rate
3920      FD36      32 FF54        ld      (steprt),a
3921      FD39      3A EE5F        ld      a,(z.scra)        ;configure screen attribute
3922      FD3C      32 FD49        ld      (lcpa),a
3923      FD3F      3A EE62        ld      a,(z.keym)        ;configure keyboard mask
3924      FD42      32 FD4B        ld      (lcpb),a
3925      FD45      CD FC3D        call    pnext
3926      FD48      1B             defb    esc
3927      FD49      00             lcpa:  defb    0
3928      FD4A      1B             defb    esc
3929      FD4B      00             lcpb:  defb    0
3930      FD4C      04             defb    eot
3931      FD4D      21 EE63        ld      hl,z.sioA        ;configure Sio channels
3932      FD50      3E 02          ld      a,2
3933      FD52      46             lcp3:  ld      b,(hl)        ;get number of bytes
3934      FD53      23             inc     hl
3935      FD54      4E             ld      c,(hl)          ;get port address
3936      FD55      23             inc     hl
3937      FD56      ED B3          otir
3938      FD58      3D             dec     a
3939      FD59      20 F7          jr      nz,lcp3
3940      FD5B      3A EE7D        ld      a,(z.baua)        ;configure channel A bit rate
3941      FD5E      03 00          out    (bauda),a
3942      FD60      3A EE7E        ld      a,(z.baub)        ;configure channel B bit rate
3943      FD63      D3 0C          out    (baudb),a
3944      FD65      3A EE77        ld      a,(z.siom)        ;configure printer ready mask
3945      FD68      32 F10C        ld      (siomsk),a
3946      FD6B      3A EE79        ld      a,(z.sioV)        ;configure printer ready value
3947      FD6E      32 F10E        ld      (sioval),a
3948      FD71      3A EE7F        ld      a,(z.iobt)        ;configure I/O byte

```

```

3953                                     endif
3954                                     ;; -- goto to memory location command --
3955                                     ;
3956                                     ;
3957                                     overlay goto
3958 026B' +                                c&seg
3959
3960 FC55 B7                                or a
3961 FC56 37                                scf
3962 FC57 C8                                ret z ;if no parameters
3963 FC58 E5                                push hl ;set goto address
3964 FC59 DD E1                             pop ix ;ld ix,hl
3965 FC58 EB                                ex de,hl ;set second arg to HL
3966 FC5C 7D                                ld a,l ;and A
3967 FC5D 50                                ld d,b ;set third arg to DE
3968 FC5E 5D                                ld e,l
3969 FC5F ED 4B FFBB                         ld bc,(param4) ;set fourth arg to BC
3970 FC63 CD FAD6                             call jpix
3971 FC66 CD FC1B                             call put2hs ;print A reg
3972 FC69 C3 FC16                             jp put4hs
3973
3974                                     ;; -- memory dump command --
3975                                     ;
3976                                     ;
3977 0282' +                                overlay memdmp
3978                                     c&seg
3979 FC55 3D                                dec a ;check parameter count
3980 FC56 28 06                             jr z,mdmp2
3981 FC58 3D                                dec a
3982 FC59 28 08                             jr z,mdmp3
3983 FC58 2A FFBD                         mdmp1: ld hl,(last)
3984 FC5E 11 0010                         mdmp2: ld de,16
3985 FC61 18 0E                             jr mdmp3b
3986
3987 FC63 EB                                mdmp3: ex de,hl
3988 FC64 ED 52                             sbc hl,de ;derive bytecount for dump range
3989 FC66 DB                                ret c ;if addresses backwards
3990 FC67 06 04                             ld b,4
3991 FC69 CB 3C                             mdmp3a: srl h ;divide bytecount by 16
3992 FC68 CB 1D                             rr l
3993 FC6D 10 FA                             djnz mdmp3a
3994 FC6F 23                             inc hl
3995 FC70 EB                                ex de,hl
3996 FC71 CD F88F                         mdmp3b: call dump ;dump de*16 bytes strting at hl
3997 FC74 22 FFBD                         ld (last),hl
3998 FC77 C9                             ret
3999
4000                                     ; -- memory examine command --
4001                                     ;
4002                                     ;
4003 02A5' +                                overlay view
4004                                     c&seg

```



```

4005 FC55 CD FB22
4006 FC58 CD FC27
4007 FC5B FE 0D
4008 FC5D 28 2F
4009 FC5F FE 2D
4010 FC61 28 2D
4011 FC63 FE 22
4012 FC65 20 08
4013 FC67 CD F009
4014 FC6A CD F00C
4015 FC6D 18 1B
4016 FC6F CD FBF3
4017 FC72 3F
4018 FC73 D0
4019 FC74 4F
4020 FC75 87
4021 FC76 87
4022 FC77 87
4023 FC78 87
4024 FC79 47
4025 FC7A CD FC27
4026 FC7D D6 0D
4027 FC7F 28 08
4028 FC81 C6 0D
4029 FC83 CD FBF3
4030 FC86 3F
4031 FC87 D0
4032 FC88 48
4033 FC89 81
4034 FC8A 77
4035 FC8B CD FBOE
4036 FC8E 23
4037 FC8F 23
4038 FC90 2B
4039 FC91 18 C2
4040
4041
4042
4043
4044
4045
4046
4047 02E3'
4048
4049 FC55 B7
4050 FC56 37
4051 FC57 C8
4052 FC58 3D
4053 FC59 20 02
4054 FC5B 1E 01
4055 FC5D CB 43
4056 FC5F 0E 00
4057 FC61 28 02
4058 FC63 0E 0C
4059 FC65 ED 69
4060 FC67 AF
    
```

```

view0: call mdata
        call echo
        cp cr
        jr z,view4
        cp '-'
        jr z,view5
        cp ""
        jr nz,view1
        call contin
        call conout
        jr view3
view1: call hexbin
        ccf
        ret nc
        ld c,a
        add a,a
        add a,a
        add a,a
        add a,a
        ld b,a
        call echo
        sub cr
        jr z,view2
        add a,cr
        call hexbin
        ret nc
        ld c,b
view2: add a,c
view3: ld (hl),a
        call check
view4: inc hl
        inc hl
view5: dec hl
        jr view0

        if options and o.baud
; -- Baud Rate Command --
;
; * B<rate> [channel] ;channel may be 0,1 or A/B
;
        overlay baud
        c&seg
        or a
        scf
        ret z ;if no parameters
        dec a
        jr nz,baud1 ;if channel specified
        ld e,1 ;set channel 1 (B)
baud1: bit 0,e ;check port
        ld c,bauda ;set communications port
        jr z,baud2
        ld c,baudb ;set printer port
baud2: out (c),l ;set baud rate
        xor a
    
```

```

4066 if options and o.disk
4067 -- disk sector read/write command --
4068 ;:
4069 * R <unit> <track> <sector> <address>
4070 * W <unit> <track> <sector> <address>
4071 ;
4072 overlay dskcmd
4073 c&seg
4074
4075 FC55 47 ld b,a
4076 FC56 3A FF5C ld a,(linbuf)
4077 FC59 D6 57 sub 'w'
4078 FC5B 20 1E jr nz,dsk1
4079 FC5D B0 or b
4080 FC5E 20 16 jr nz,dsk0
4081 FC60 4F ld c,a
4082 FC61 CD F2FE call Fastcrt
4083 FC64 23 inc hl
4084 FC65 11 0011 ld de,17
4085 FC68 01 0015 ld bc,21
4086 FC6B EB ex de,hl
4087 FC6C AF xor a
4088 FC6D 32 FC54 ld ($-25),a
4089 FC70 CD F2A3 call crtldir
4090 FC73 C3 FC36 jp crlf
4091
4092 FC76 3A FC54 dsk0: ld a,($-34)
4093 FC79 B7 or a
4094 FC7A C0 ret nz
4095 FC7B 78 dsk1: ld a,b
4096 FC7C FE 04 cp 4 ;check parameter count
4097 FC7E 37 scf
4098 FC7F C0 ret nz
4099 FC80 21 FF85 ld hl,param1 ;move parameters to disk command
4100 FC83 11 FA10 ld de,phydrv
4101 FC86 01 0007 ld bc,3*2+1
4102 FC89 ED A0 ldi
4103 FC8B 23 inc hl ;skip upper unit
4104 FC8C ED B0 ldir
4105 FC8E 05 dec b ;set select operation
4106 FC8F CD FA51 call xqphys ;execute physical select
4107 FC92 7D ld a,l
4108 FC93 B4 or h
4109 FC94 28 16 jr z,dskerr ;if select error
4110 FC96 06 00 ld b,0 ;preset write command
4111 FC98 3A FF5C ld a,(linbuf) ;get command
4112 FC9B FE 57 cp 'w'
4113 FC9D 28 01 jr z,dsk3 ;if write
4114 FC9F 04 inc b
4115 FCA0 CD FA51 dsk3: call xqphys ;execute driver
4116 FCA3 2A FF8B ld hl,(param4)

```

```

4117          FCA6      11 0010          ld      de,16          ;assume 256-byte sector
4118          FCA9      CA FB8F          jp      z,dump          ;dump disk read buffer if no error
4119
4120          FCAC      CD FC3D          ds Kerr: call pnext
4121          FCAF      44 73 6B 20          defm   'Dsk Err'
4122          FCB3      45 72 72
4123          FCB6      04
4124          FCB7      C9
4125
4126          ds kcmd  equ      eot
4127          ds kcmd  equ      else ;(not disk options)
4128          ds kcmd  equ      what
4129
4130          if      options and o.inpc
4131          ;;      -- read input port command --
4132          :
4133          :      * I <16-bit port address>
4134          :
4135          :      overlay incmd
4136          :      c&seg
4137          FC55      3D
4138          FC56      37
4139          FC57      C0
4140          FC58      4D
4141          FC59      44
4142          FC5A      CD FC36          in1:   call  crlf
4143          FC5D      79
4144          FC5E      CD FC1B          ld      a,c          ;display port address
4145          FC61      ED 78          call  put2hs
4146          FC63      CD FC1B          in2:   in      a,(c)
4147          FC66      CD F009          call  put2hs
4148          FC69      FE 20          call  conin          ;read character
4149          FC6B      2B F4          cp
4150          FC6D      FE 0D          jr      z,in2          ;read same port again
4151          FC6F      2B 06          cp      cr
4152          FC71      FE 2D          jr      z,in3          ;if read next
4153          FC73      2B 04          cp      '-'
4154          FC75      B7          jr      z,in4          ;if read previous
4155          FC76      C9          or      a          ;clear carry
4156          FC77      03          ret
4157          FC78      03          in3:   inc      bc          ;advance to next port
4158          FC79      0B          inc     bc
4159          FC7A      1B DE          in4:   dec      bc
4160          FC7A      1B DE          jr      in1
4161          incmd  equ      else
4162          incmd  equ      what
4163          incmd  equ      endif
4164
4165          if      options and o.outc
4166          ;;      -- write to output port command --
4167          :
4168          :      * O <16-bit port address> <8-bit value>
4169          :
4170          :      overlay outcmd
4171          :      c&seg
4172          FC55      FE 02          cp      2          ;require two parameters

```

```

4177 FC5B ED 59 out (c),e ;output to 00-d7 and address to a0-a17
4178 FC5D B7 or a
4179 FC5E C9 ret
4180 else
4181 outcmd equ what
4182 endif
4183
4184 if options and o.ramt
4185 ;; -- memory read/write diagnostic command --
4186 ;
4187 ; * X <first addr> <last addr>
4188 ;
4189 overlay test
4190 038B' + c&seg
4191
4192 FC55 FE 02 cp 2 ;check parameter count
4193 FC57 37 scf
4194 FC58 C0 ret nz
4195 FC59 13 inc de
4196 FC5A 5A ld e,d ;get ending page address into e
4197 FC5B 54 ld d,h ;get starting page address into d
4198 FC5C 06 00 ld b,0 ;initialize pass counter
4199 FC5E 62 test1: ld h,d ;point hl to start of block
4200 FC5F 2E 00 ld l,0
4201 FC61 7D test2: ld a,l
4202 FC62 AC xor h ;generate test byte
4203 FC63 AB xor b
4204 FC64 77 ld (hl),a ;store byte in ram
4205 FC65 23 inc hl
4206 FC66 7C ld a,h
4207 FC67 BB cp e ;check for end of test block
4208 FC68 20 F7 jr nz,test2
4209 FC6A 62 ld h,d ;now read back each byte & compare
4210 FC6B 2E 00 ld l,0 ;point hl back to start
4211 FC6D 7D test3: ld a,l
4212 FC6E AC xor h ;re-generate test byte data
4213 FC6F AB xor b
4214 FC70 CD FB0E call check ;verify memory data still good
4215 FC73 C0 ret nz ;exit if escape request is indicated
4216 FC74 23 inc hl ; else go on to next byte
4217 FC75 7C ld a,h
4218 FC76 BB cp e ;check for end of block
4219 FC77 20 F4 jr nz,test3
4220 FC79 04 inc b ;bump pass count
4221 FC7A 3E 2B ld a,'+'
4222 FC7C CD FC20 call output
4223 FC7F 28 DD jr z,test1 ;do another pass if user not unhappy
4224 FC81 C9 ret
4225 else
4226 test equ what
4227 endif
4228

```

```

4229                                     if      options and o.fill
4230                                     ;;      -- fill memory with constant command --
4231                                     ;
4232                                     overlay fill
4233 03B8'      +      c&seg
4234
4235 FC55 FE 03      cp      3      ;check if parameter count=3
4236 FC57 37      scf
4237 FC58 C0      ret      nz
4238 FC59 71      fill1: ld      (hl),c
4239 FC5A E5      push    hl
4240 FC5B B7      or      a
4241 FC5C ED 52   sbc      hl,de      ;compare hl to end address in de
4242 FC5E E1      pop     hl
4243 FC5F 23      inc     hl      ;advance pointer after comparison
4244 FC60 38 F7   jr      c,fill1
4245 FC62 C9      ret
4246
4247 fill      equ     what
4248
4249
4250                                     if      options and o.move
4251                                     ;;      -- memory block move command --
4252                                     ;
4253                                     overlay block
4254 03C6'      +      c&seg
4255
4256 FC55 FE 03      cp      3      ;check if parameter count=3
4257 FC57 37      scf
4258 FC58 C0      ret      nz
4259 FC59 CD FC49  call    blocad
4260 FC5C 79      ld      a,c
4261 FC5D B0      or      b
4262 FC5E C8      ret      z      ;exit now if bc=0
4263 FC5F ED B0   ldir
4264 FC61 C9      ret
4265
4266 block      equ     what
4267
4268
4269                                     if      options and o.verf
4270                                     ;;      -- memory block compare command --
4271                                     ;
4272                                     overlay vercmd
4273 03D3'      +      c&seg
4274
4275 FC55 FE 03      cp      3      ;check if parameter count=3
4276 FC57 37      scf
4277 FC58 C0      ret      nz
4278 FC59 CD FC49  call    blocad
4279 FC5C 18 08   jr      verf2
4280
4281 FC5E 1A      verf1: ld      a,(de)
4282 FC5F CD FB0E  call    check      ;compare data @ de and @ hl
4283 FC62 C0      ret      nz      ;exit if escape request is indicated
4284 FC63 23      inc     hl

```

```

4289          FC68      20 F4          jr      nz,verf1
4290          FC6A      C9              ret
4291          else
4292          vercmd    equ      what
4293          endif
4294
4295          if      options and o.prot
4296          ;;      Printer Protocol.
4297          ;
4298          overlay proto
4299          03E9'      +      c&seg
4300
4301          FC55      3D              dec      a
4302          FC56      28 10          jr      z,prot1      ;if one parameter
4303          FC58      D6 02          sub
4304          FC5A      37              scf
4305          FC5B      C0              ret      nz
4306          FC5C      7B              ld      a,e
4307          FC5D      F6 04          or      4
4308          FC5F      32 F10C        ld      (si,msk),a
4309          FC62      79              ld      a,c
4310          FC63      F6 04          or      4
4311          FC65      32 F10E        ld      (sioval),a
4312          FC68      7D              prot1: ld      a,l
4313          FC69      B7              or      a
4314          FC6A      3E C9          ld      a,0c9h
4315          FC6C      28 01          jr      z,prot2
4316          FC6E      AF              xor     a
4317          FC6F      32 F115        prot2: ld      (Xonenb),a
4318          FC72      C9              ret
4319          else
4320          proto    equ      what
4321          endif
4322
4323          if      (options and o.type) ne 0
4324          ;;      Type - Simple Typewriter.
4325          ;
4326          overlay type
4327          0407'      +      c&seg
4328
4329          FC55      B7              or      a
4330          FC56      28 06          jr      z,typ0      ;if no baud rate
4331          FC58      3D              dec     a
4332          FC59      37              scf
4333          FC5A      C0              ret     nz          ;if more than one parameter
4334          FC5B      7D              ld      a,l
4335          FC5C      D3 0C          out     (baudb),a   ;set printer baud rate
4336          FC5E      CD FC3D        typ0:  call    pnext
4337          FC61      1A              defb   clrs
4338          if      (options and o.esct) ne 0
4339          FC62      1B 31          defb   esc,'i'      ;set 8 bit keyboard mode
4340          else

```

```

4341
4342
4343 FC64 54 79 70 65
4344 FC68 77 72 69 74
4345 FC6C 65 72 20 6D
4346 FC70 6F 64 65 2E
4347 FC74 20 20 54 6F
4348 FC78 75 63 68 20
4349 FC7C 43 54 52 4C
4350 FC80 2B 45 53 43
4351 FC84 20 74 6F 20
4352 FC88 65 78 69 74
4353 FC8C 2E
4354 FC8D 0D 0A 04
4355
4356 FC90 CD F0E5
4357 FC93 28 0F
4358 FC95 CD F0F0
4359 FC98 E6 7F
4360 FC9A CD F00C
4361 FC9D FE 0D
4362 FC9F 3E 0A
4363 FCA1 CC F00C
4364 FCA4 CD F006
4365 FCA7 28 E7
4366 FCA9 CD F009
4367 FCAC CD F0FB
4368 FCAF CD F00C
4369 FCB2 FE 0D
4370 FCB4 20 DA
4371 FCB6 3E 0A
4372 FC88 CD F0F8
4373 FCBB CD F00C
4374 FCBE 18 D0
4375
4376
4377
4378
4379
4380
4381
4382
4383

```

```

defb '0'-'e' ;set 8 bit keyboard mode
endif
defm 'Typewriter mode. Touch CTRL+ESC to exit.'

defb cr,lf,eot

typ1: call siost ;status printer
      jr z,typ2 ;if char not ready
      call sioin ;read character
      and 7fh ;strip parity bit
      call conout
      cp cr
      ld a,lf
      call z,conout
typ2: call const ;status console
      jr z,typ1 ;if user not active
      call conin ;read keyboard
      call siout ;send character to printer
      call conout ;and screen
      cp cr
      jr nz,typ1 ;if not CR
      ld a,lf ;send line feed to screen and printer
      call siout
      call conout
      jr typ1
      else
type equ what
endif

if options and o.term
;; Terminal / Scroll Driver.
;
subttl Terminal / Screen Manager
page

```

```

4389      000F      pass8      equ      15
4390      0016      inslin     equ      22
4391      0017      dellin     equ      23
4392      001A      clrchr     equ      26
4393      001E      homscr     equ      30
4394      001F      force      equ      31
4395
4396      0081      kuplin     equ      81h      ;Move top line off screen to buffer
4397      0082      kdnlin     equ      82h      ;Move bottom line off screen to buffer
4398      00B1      Rmttog     equ      80h+'1'    ;Toggle Remote Echo
4399      00B2      Rmtalf     equ      80h+'2'    ;Toggle Remote Auto LF after CR
4400      008A      Localf     equ      80h+'f'    ;Toggle Local Auto LF after CR
4401      00FF      Typtog     equ      80h+7fh  ;Toggle Local Echo
4402      00AE      Brkkey     equ      80h+'.'    ;Hardware BREAK function
4403
4404      0007      s.lecho    equ      7          ;local echo
4405      0006      s.recho    equ      6          ;remote echo
4406      0005      s.autol    equ      5          ;local auto lf after cr
4407      0004      s.autor    equ      4          ;remote auto lf after cr
4408
4409      0100      Trmbuf     equ      100h
4410      EE80      BufTOP     equ      Trmbuf+760*80
4411      EF00      Siobuf    equ      Monitr-100h
4412      EF00      Trmstk     equ      Siobuf
4413
4414      FC55      FE 02      cp          2          ;check number of arguments
4415      FC57      3F        ccF
4416      FC58      D8        ret          c          ;if more than 1
4417      FC59      B7        or          a
4418      FC5A      20 02      jr          nz,term1    ;if port specified
4419      FC5C      2E 00      ld          1,0
4420      FC5E      01 0406   term1: ld     bc,siocpa+siodpa*256 ;preset A channel ports
4421      FC61      C8 45      bit         0,1
4422      FC63      28 03      jr          z,term2     ;if 0/1 or A/B
4423      FC65      01 0507   term2: ld     bc,siocpb+siodpb*256 ;set B channel ports
4424      FC68      ED 43 FE78   ld          (ports),bc
4425      FC6C      31 EF00      ld          sp,Trmstk
4426      FC6F      CD FC3D      call       pnxt
4427      FC72      1A        db          clr
4428          db          options and o.esct
4429      FC73      1B 31      db          esc,'1'
4430          else
4431          db          pass8
4432          endif
4433      FC75      54 65 72 6D   db          'Terminal mode. Touch CTRL+ESC to exit.'
4434      FC79      69 6E 61 6C
4435      FC7D      20 6D 6F 64
4436      FC81      65 2E 20 20
4437      FC85      54 6F 75 63
4438      FC89      68 20 43 54

```



```

4439 FC8D 52 4C 2B 45
4440 FC91 53 43 20 74
4441 FC95 6F 20 65 78
4442 FC99 69 74 2E
4443 FC9C 0D 0A
4444 FC9E 04
4445
4446 FC9F FD 21 FEE5
4447
4448 FCA3 CD F006
4449 FCA6 C4 FCB1
4450 FCA9 CD FEC8
4451 FCAC C4 FD40
4452 FCAF 18 F2
4453
4454
4455
4456 FCB1 3E 00
4457 FCB2
4458 FCB3 B7
4459 FCB4 C4 FD21
4460 FCB7 CD F009
4461 FCBA CB 7F
4462 FCBC 20 0B
4463 FCBE CD FD5F
4464 FCC1 FD CB 00 7E
4465 FCC5 C4 FD4C
4466 FCC8 C9
4467 FCC9 FE 81
4468 FCCB 20 12
4469 FCCD CD FE50
4470 FCD0 CD FC3D
4471
4472 FCD3 1E 1B 52 04
4473
4474
4475
4476 FCD7 CD FD89
4477 FCDA CD FDEB
4478 FCDD 1B 14
4479 FCDF FE 82
4480 FCE1 20 13
4481 FCE3 CD FE50
4482 FCE6 CD FC3D
4483
4484 FCE9 1E 1B 45 04
4485
4486
4487
4488 FCED CD FE0B
4489 FCF0 CD FDB1
4490 FCF3 C3 FE6E
4491 FCF6 FE FF
4492 FCFB 20 04
4493 FCFA 3E 80
4494 FCFC 1B 16

```

```

db cr,lf
db eot
ld iy,status ;set pointer to status byte
term3: call const ;status keyboard
call nz,pki ;process keyboard input
call sioist ;status sio
call nz,prc ;process remote character
jr term3 ;until user escapes
;; pki - Process Keyboard Input.
pki: ld a,0
brkflg equ $-1
or a
call nz,clrbrk ;terminate pending break
call conin ;read input
bit 7,a
jr nz,pki1 ;if function key
call sndrmt ;send it to remote
bit s.lecho,(iy)
call nz,sndloc ;if local echo enabled, display console input
ret
pki1: cp kuplin
jr nz,pki2 ;if not scroll up
call gcp ;get cursor position
call pnext ;home screen, then delete top line
if options and o.esct
defb homscr,esc,'R',eot
else
defb homscr,dellin,eot
endif
call lt1 ;link top line
call db1 ;display bottom line
jr pki3
pki2: cp kdnlin
jr nz,pki4 ;if not scroll down
call gcp ;get cursor position
call pnext ;home screen, insert blank line
if options and o.esct
defb homscr,esc,'E',eot
else
defb homscr,dellin,eot
endif
call lb1 ;link bottom line
call dt1 ;display top line
pki3: jp rcp ;restore cursor position
pki4: cp Typtog
jr nz,pki5
ld a,1 shl s.lecho
jr pki8

```

```

4500      FD08      20 04      nz,pki7
4501      FD0A      3E 20      a,l shl s.autol
4502      FD0C      18 06      jr
4503      FD0E      FE B2      pki7: cp      Rmtalf
4504      FD10      20 09      jr      nz,pki9
4505      FD12      3E 10      ld      a,l shl s.autor
4506      FD14      FD AE 00      pki8: xor
4507      FD17      FD 77 00      ld      (iy),a
4508      FD1A      C9      ret
4509      FD1B      FE AE      pki9: cp      Brkkey
4510      FD1D      C0      ret      nz
4511      FD1E      3A FCB2      ld      a,(brkflg)
4512      FD21      EE FF      clrbrk: xor      -1
4513      FD23      32 FCB2      ld      (brkflg),a
4514      FD26      16 10      ld      d,10h      ;set line SPACING
4515      FD28      20 02      jr      nz,setbrk
4516      FD2A      16 00      ld      d,0      ;set line MARKING
4517      FD2C      ED 4B FE78      setbrk: ld      bc,(ports)
4518      FD30      3E 05      ld      a,5      ;set up WR5
4519      FD32      F3      di
4520      FD33      ED 79      out      (c),a
4521      FD35      3E AA      ld      a,10101010b      ;assert DTR, 7 bpc, RTS, Tx Enb
4522      FD37      B2      or      d
4523      FD38      ED 79      out      (c),a
4524      FD3A      FB      ei
4525      FD3B      3E FF      ld      a,Offh
4526      FD3D      C3 FE90      jp      siot      ;send RUBOUT to allow MARKING
4527
4528      ;;      prc - Process Remote Character.
4529      ;
4530      FD40      CD FED6      prc: call      siotinc      ;read remote character
4531      FD43      FD CB 00 76      bit      s.recho,(iy)
4532      FD47      C4 FD5F      call     nz,sndrmt      ;echo it back
4533      FD4A      1B 26      jr      doc      ;display it locally
4534
4535      ;;      sndloc - send character to screen.
4536      ;
4537      FD4C      CD FD72      sndloc: call     doc
4538      FD4F      FE 0D      cp      cr
4539      FD51      C0      ret      nz
4540      FD52      FD CB 00 6E      bit      s.autol,(iy)
4541      FD56      CB      ret      z
4542      FD57      3E 0A      ld      a,lf
4543      FD59      CD FD72      call     doc
4544      FD5C      3E 0D      ld      a,cr
4545      FD5E      C9      ret
4546
4547      ;;      sndrmt - send character to remote.
4548      ;
4549      FD5F      CD FE90      sndrmt: call     siot
4550      FD62      FE 0D      cp      cr

```

```

4551 FD64 C0 ret nz
4552 FD65 FD CB 00 66 bit s.autor,(iy)
4553 FD69 C8 ret z
4554 FD6A 3E 0A ld a,lf
4555 FD6C CD FE90 call sioot
4556 FD6F 3E 0D ld a,cr
4557 FD71 C9 ret
4558
4559 ;; doc - Display One Character.
4560 ;
4561 FD72 FE 7F doc: cp 7fh
4562 FD74 C8 ret z ;don't display RUBOUT
4563 FD75 4F ld c,a ;send it to screen
4564 FD76 C5 push bc
4565 FD77 CD FE9B call outcrt ;display character
4566 FD7A C1 pop bc
4567 FD7B 47 ld b,a
4568 FD7C 79 ld a,c
4569 FD7D FE 0A cp lf
4570 FD7F C0 ret nz
4571 FD80 04 inc b
4572 FD81 05 dec b
4573 FD82 C0 ret nz ;if line feed did not scroll
4574 FD83 CD FD89 call ltl ;link top line
4575 FD86 3E 0A ld a,lf
4576 FD88 C9 ret
4577
4578 ;; ltl - link top line.
4579 ;
4580 FD89 21 FF5C ltl: ld hl,linbuf
4581 FD8C ED 5B FEE8 ld de,(topptr) ;set address of line above screen
4582 FD90 01 0050 ld bc,80
4583 FD93 ED B0 ldir ;move line
4584 FD95 CD FE34 call wup ;wrap upper pointer
4585 FD98 ED 53 FEE8 ld (topptr),de ;set new top line address
4586 FD9C 2A FEE6 ld hl,(botptr)
4587 FD9F EB ex de,hl
4588 FDA0 B7 or a
4589 FDA1 ED 52 sbc hl,de
4590 FDA3 C0 ret nz
4591 FDA4 11 0050 ld de,80
4592 FDA7 19 add hl,de ;advance bottom pointer
4593 FDA8 EB ex de,hl
4594 FDA9 CD FE34 call wup ;wrap upper pointer
4595 FDAC ED 53 FEE6 ld (botptr),de
4596 FDB0 C9 ret
4597
4598 ;; dtl - Display Top Line.
4599 ;
4600 FDB1 ED 5B FEE8 dtl: ld de,(topptr) ;get line above screen
4601 FDB5 21 FF80 ld hl,-80
4602 FDB8 19 add hl,de
4603 FDB9 CD FE41 call wlp ;wrap lower pointer
4604 FDBC 22 FEE8 ld (topptr),hl
4605 FDBF 01 0050 ld bc,80
4606

```

```

4612 FDC5 3E 20      ;ld a,
4613 FDC7 ED A9      ;cpd
4614 FDC9 20 03      ;jr nz,dln2 ;if not trailing blank
4615 FDCB EA FDC7    ;jp pe,dln1
4616 FDCE E1         ;dln2: pop hl
4617 FDCF E0         ;ret po ;if entire line blank
4618 FDD0 41         ;ld b,c
4619 FDD1 04         ;inc b
4620 FDD2 C5         ;dln3: push bc
4621 FDD3 7E         ;ld a,(hl)
4622 FDD4 4F         ;ld c,a
4623 FDD5 FE 20     ;cp
4624 FDD7 30 08     ;jr nc,dln4
4625 FDD9 E5         ;push hl
4626 FDDA 0E 1F     ;ld c,force ;force next character out
4627 FDDC CD FE9B   ;call outcrt
4628 FDDF E1         ;pop hl
4629 FDE0 4E         ;ld c,(hl)
4630 FDE1 23         ;dln4: inc hl ;advance address
4631 FDE2 E5         ;push hl
4632 FDE3 CD FE9B   ;call outcrt ;display character
4633 FDE6 E1         ;pop hl
4634 FDE7 C1         ;pop bc
4635 FDE8 10 E8     ;dlnz dln3 ;if not entire line
4636 FDEA C9         ;ret
4637
4638 ;; db1 - Display bottom line.
4639 ;
4640 FDEB CD FC3D     ;dbl: call pnext ;plant cursor on bottom line
4641 FDEE 1B 3D 37 20 ;db esc,'=','+23,' ,eot
4642 FDF2 04         ;ld hl,(botptr)
4643 FDF3 2A FEE6     ;push hl
4644 FDF6 E5         ;ld bc,80-1
4645 FDF7 01 004F    ;call dln ;display bottom line
4646 FDF8 CD FDC2    ;pop hl
4647 FDFD E1         ;ld bc,80
4648 FDFE 01 0050    ;add hl,bc
4649 FE01 09         ;ex de,hl
4650 FE02 EB         ;call wup
4651 FE03 CD FE34     ;ld (botptr),de
4652 FE06 ED 53 FEE6 ;ret
4653 FE0A C9
4654
4655 ;; lbl - link bottom line.
4656 ;
4657 FE0B 01 0050     ;lbl: ld bc,80
4658 FE0E 2A FEE6     ;ld hl,(botptr)
4659 FE11 87         ;or a
4660 FE12 ED 42       ;sbc hl,bc
4661 FE14 CD FE41     ;call wlp
4662 FE17 22 FEE6     ;ld (botptr),hl

```

```

4663 FE1A EB ex de,h1
4664 FE1B 2A FEEB ld hl,(topptr)
4665 FE1E B7 or a
4666 FE1F ED 52 sbc hl,de
4667 FE21 20 0B jr nz,lb11
4668 FE23 2A FEEB ld hl,(topptr)
4669 FE26 ED 42 sbc hl,bc
4670 FE28 CD FE41 call wlp
4671 FE2B 22 FEEB ld (topptr),hl
4672 FE2E 21 FF5C lb11: ld hl,linbuf
4673 FE31 ED 80 ;move gold mine to buffer
4674 FE33 C9 ret
4675
4676 ;; wup - Wrap upper pointer.
4677 ;
4678 FE34 E5 wup: push hl
4679 FE35 21 EE80 ld hl,buftop ;set end of buffer address
4680 FE38 37 scf
4681 FE39 ED 52 sbc hl,de
4682 FE3B E1 pop hl
4683 FE3C D0 ret nc ;if not past end of buffer
4684 FE3D 11 0100 ld de,Trmbuf ;start over at beggining of buffer
4685 FE40 C9 ret
4686
4687 ;; wlp - Wrap lower pointer.
4688 ;
4689 FE41 E5 wlp: push hl
4690 FE42 D5 push de
4691 FE43 11 0100 ld de,Trmbuf ;set start of buffer address
4692 FE46 B7 or a
4693 FE47 ED 52 sbc hl,de
4694 FE49 D1 pop de
4695 FE4A E1 pop hl
4696 FE4B D0 ret nc ;if not below start of buffer
4697 FE4C 21 EE30 ld hl,buftop-80 ;start over at end of buffer
4698 FE4F C9 ret
4699
4700 ;; gcp - get cursor position.
4701 ;
4702 FE50 ED 4B FFB1 gcp: ld bc,(base)
4703 FE54 2A FFAC ld hl,(cursor)
4704 FE57 45 ld b,l ;get column to B
4705 FE58 CB B8 res 7,b
4706 FE5A 29 add hl,hl ;set screen row to H
4707 FE5B 7C ld a,h
4708 FE5C D6 60 sub crtbas*2
4709 FE5E 91 sub c ;row = 23-(base-curh)
4710 FE5F C6 17 add a,23
4711 FE61 D6 18 gcp1: sub 24
4712 FE63 30 FC jr nc,gcp1
4713 FE65 4F ld c,a ;set row
4714 FE66 21 1F38 ld hl,'+24-100h ;offset for <esc>=
4715 FE69 09 add hl,bc
4716 FE6A 22 FE73 ld (rcpa),hl
4717 FE6D C9 ret
4718

```

```

4724 FE75 04          db          eot
4725 FE76 C9          ret
4726
4727                ;;          sio drivers.
4728                ;
4729 FE77 01 FE78      sioins: ld          bc,ports          ;set status port to c
4730 FE78                ports equ          $-2
4731 FE7A ED 78        in          a,(c)
4732 FE7C CB 47        bit          0,a          ;test rca
4733 FE7E C9          ret
4734
4735 FE7F CD FE77      sioinp: call         sioins          ;get status
4736 FE82 28 FB        jr          z,sioinp         ;if not ready
4737 FE84 48          ld          c,b          ;set data port address
4738 FE85 ED 78        in          a,(c)
4739 FE87 CB BF        res          7,a          ;pitch parity bit
4740 FE89 C9          ret
4741
4742 FE8A CD FE77      siordt: call         sioins          ;get sio status
4743 FE8D CB 57        bit          2,a          ;test TX empty
4744 FE8F C9          ret
4745
4746 FE90 08          sioot:  ex          af,af'        ;save char to send
4747 FE91 CD FE8A      sioot1: call         siordt         ;test transmit ready status
4748 FE94 28 FB        jr          z,sioot1        ;if not ready
4749 FE96 48          ld          c,b
4750 FE97 08          ex          af,af'
4751 FE98 ED 79        out         (c),a
4752 FE9A C9          ret
4753
4754 FE9B CD FEA7      outcrt: call         siopl          ;poll for input before & after
4755 FE9E CD F2FE      call         fastcrt
4756 FEA1 F5          push        af          ;save balcones gold
4757 FEA2 CD FEA7      call         siopl
4758 FEA5 F1          pop         af
4759 FEA6 C9          ret
4760
4761                ;;          Siopl - Sio Poll Input Characters.
4762                ;
4763 FEA7 C5          Siopl:  push        bc
4764 FEA8 CD FE77      call         sioins          ;input Sio status
4765 FEAB 28 19        jr          z,siopl3        ;if input not ready
4766 FEAD 48          ld          c,b          ;set data port address
4767 FEAE ED 78        in          a,(c)
4768 FEB0 CB BF        res          7,a          ;pitch parity bit
4769 FEB2 E5          push        hl
4770 FEB3 2A FEEA      ld          hl,(ipoint)     ;set in pointer
4771 FEB6 77          ld          (hl),a         ;store character in fifo
4772 FEB7 2C          inc         l
4773 FEB8 20 02        jr          nz,siopl1
4774 FEBA 2E 00        ld          l,low siobuf

```

```

4775 FEBC 3A FEEC      siopl1: ld    a,(opoint)
4776 FEBF 95          sub    l
4777 FECD 28 03      jr     z,siopl2    ;if buffer full
4778 FEC2 22 FEAA    ld     (ipoint),hl
4779 FEC5 E1          siopl2: pop   hl
4780 FEC6 C1          siopl3: pop   bc
4781 FEC7 C9          ret
4782
4783                ;;      Sioist - Sio Input Status.
4784                ;
4785 FEC8 CD FEA7      Sioist: call  Siopl    ;poll for input
4786 FECB 2A FECC      ld     hl,(opoint)  ;set out pointer
4787 FECE 3A FEAA    ld     a,(ipoint)
4788 FED1 95          sub    l
4789 FED2 C8          ret     z          ;if data not ready
4790 FED3 F6 FF      or     -1
4791 FED5 C9          ret
4792
4793                ;;      Sioin - Sio Input Character.
4794                ;
4795 FED6 CD FEC8      Sioinc: call  Sioist    ;set input ready status
4796 FED9 28 FB      jr     z,Sioinc
4797 FEDB 7E          ld     a,(hl)
4798 FEDC 2C          inc    l          ;advance out
4799 FEDD 20 02      jr     nz,Sioil
4800 FEDF 2E 00      ld     l,low siobuf
4801 FEE1 22 FECC    Sioil: ld     (opoint),hl
4802 FEE4 C9          ret
4803
4804 FEE5 00          status: db    0
4805
4806 FEE6 0100        botptr: dw    Trmbuf
4807 FEE8 0100        topptr: dw    Trmbuf
4808
4809 FEEA EF00        ipoint: dw    siobuf
4810 FEEC EF00        opoint: dw    siobuf
4811
4812                else
4813                equ    what
4814                endif
4815
4816                if    options and o.help
4817                ;;      Help Key Command.
4818                ;
4819                overlay help
4820 070B'            c&seg
4821
4822 FC55 CD FC3D      call    pnext
4823 FC58 42 61 75 64 defb    'Baud'          <rate> [B/A]',cr,lf
4824 FC5C 09 09 3C 72
4825 FC60 61 74 65 3E
4826 FC64 20 58 42 2F
4827 FC68 41 5D 0D 0A
4828 FC6C 44 75 6D 70
4829 FC70 09 09 58 73 defb    'Dump'          [start] [end]',cr,lf
4830 FC74 74 61 72 74

```

```

4836 FC89 64 64 72 3E
4837 FC8D 0D 0A
4838 FC8F 4D 6F 64 69
4839 FC93 66 79 09 09
4840 FC97 3C 61 64 64
4841 FC9B 72 3E 0D 0A
4842 FC9F 50 72 6F 74
4843 FCA3 6F 63 6F 6C
4844 FCA7 09 3C 78 6F
4845 FCAB 6E 3E 20 5B
4846 FCAF 6D 73 6B 20
4847 FCB3 76 61 6C 5D
4848 FCB7 0D 0A
4849 FCB9 04
4850 FCBA C9
4851
4852 help
4853
4854
4855
4856

```

```

defb 'Modify' <addr>'.cr,lf
defb 'Protocol' <xon> [msk val]'.cr,lf
defb eot
ret
else
equ what
endif
subttl Segment Size Information
page

```



```
4857
4858
4859
4860
4861 0771'
4862 0299
4863
4864
4865
4866
4867 0000!
4868 041B
4869
4870
4871
4872
4873 0518!
4874 FC55
4875 0C55
4876
4877
4878
4879
4880
4881 17E1
4882
4883
4884
4885 0C55"
4886
4887
4888 0771'
4889
4890
4891
4892

;; Top of Overlay Area.
;
overlay stop
c&seg
equ tpal ;set length of transient move

;; Top of Resident Monitor.
;
below
defs comres
rbase equ $

;; Top of Non Resident Monitor.
;
above
d&seg
equ $ ;resident top
reslen equ $-monitr ;length of resident monitor
update ;clear active segment

;; Top of Burned Rom Set.
;
romtop equ bloc+dloc+tloc-monitr

;; Fill Out Unused Rom Space.
;
cseg

if (rom+romsiz-romtop) gt 0
defs (rom+romsiz-romtop),-1
endif

subttl Resident Monitor System Ram
page
```

```

4899 FF00      siovec: defs 16      ;space for 8 vectors for sio
4900 FF10      ctvec: defs 8      ;space for 4 vectors for ctc
4901 FF18      sysvec: defs 4      ;space for 2 vectors for system pio
4902 FF1C      genvec: defs 4      ;space for 2 vectors for general pio
4903
4904      ;;      keyboard data input fifo variables
4905      :
4906 FF20      fifo: defs 16      ;console input fifo
4907 FF30      fifcnt: defs 1      ;fifo data counter
4908 FF31      fifin: defs 1      ;fifi input pointer
4909 FF32      fifout: defs 1      ;fifo output pointer
4910
4911 FF33      defs 1      ;round address
4912
4913      ;;      More interrupt vectors
4914      :
4915 FF34      expvec: defs 8      ;space for 4 vectors for expansion slot
4916
4917      ;;      Available memory pointers.
4918      :
4919 FF3C      availb: defs 2      ;bottom of available memory
4920 FF3E      availt: defs 2      ;top of available memory
4921
4922      ;
4923      ;;      End of documented storage locations.
4924
4925 FF40      defs 16      ;local stack for interrupts
4926 FF50      intstk:
4927
4928      ;;      clock-timer interrupt variables
4929      :
4930 FF50      Milsec: defs 2      ;One Millisecond timer, Enable int on ctc1
4931 FF52      tikcnt: defs 2      ;16 bit seconds counter (18 hr, 12 min, 16 sec)
4932 FF54      steprt: defs 1      ;WD 1797 step rate
4933 FF55      timeout: defs 1      ;time-out, decrements once per second
4934      ;
4935      ;      Getime entry returns the address of DAY
4936      :
4937 FF56      day: defs 1      ;calendar day      (01-31)
4938 FF57      month: defs 1      ;      month      (01-12)
4939 FF58      year: defs 1      ;      year-1970      (1970-2225)
4940 FF59      hrs: defs 1      ;clock hours      (00-23)
4941 FF5A      mins: defs 1      ;      minutes      (00-59)
4942 FF5B      secs: defs 1      ;      seconds      (00-59)
4943
4944      ;;      crt output driver variables
4945      :
4946 FF5C      linbuf: defs 80      ;line buffer & Bcc gold mine
4947 FFAC      cursor: defs 2      ;cursor pointer

```

```

4948      FFAE      csrchr: defs 1      ;character used for a cursor
4949      FFAF      dircur: defs 2      ;cursor pointer for direct crt display
4950      FFB1      base:  defs 1      ;current contents of scroll register
4951      FFB2      leadin: defs 1      ;state of lead-in sequence handler
4952      FFB3      attrib: defs 1      ;attribute enable
4953      FFB4      chrsav: defs 1      ;character under cursor
4954
4955      ;; console monitor program variables
4956      ;
4957      FFB5      param1: defs 2      ;storage for numbers read
4958      FFB7      param2: defs 2      ; from line input buffer
4959      FFB9      param3: defs 2      ; by 'PARAMS' subroutine
4960      FFB8      param4: defs 2      ; for command processors
4961      FFB0      last:  defs 2      ;last address used by 'MEMDMP'
4962
4963      ;; Configurable parameter address table
4964      ;
4965      FFBF      contbl: defs 2*numcon
4966
4967      FFCB      spare1: defs 1      ;spare configuration byte
4968      FFCC      spare2: defs 1      ;another spare byte
4969
4970      FFC0      spare:  defs (ram+100h-48)-$ ;spare ram space
4971
4972      FFD0      sparnd:              ;end of spare ram
4973
4974      FFD0      crtstk:  defs 16      ;crt stack
4975      FFE0
4976
4977      FFE0      rstsp:  defs 2      ;sp register on reset
4978      FFE2      rsthl:  defs 2      ;hl register on reset
4979      FFE4      rstpc:  defs 2      ;possible pc from top of stack
4980
4981      FFE6      stack:  defs 26      ;monitor stack
4982      0000
4983
4984      .dephase
4985
4986      subttl Console Messages
4987      page

```

```

4993 .radix 16
4994 printx <text>,%(h1),%(h2-1),%((h2)-(h1))
4995 .radix 10
4996 endif
4997 endm
4998
4999 printx macro text,h1,h2,h3
5000 .printx + text h1 - h2 = h3 +
5001 endm
5002
5003 if romtop ge (rom+romsiz)
5004 message <* The ROM set is Too big *>,.rom+romsiz,romtop
5005 endif
5006
5007 if cloc+tpal gt ram
5008 message <* The TPA set is Too big *>,.ram,cloc+tpal
5009 endif
5010
5011 message <Non-resident executes >,.rom,bloc
5012 message <Rom is burned up from >,.rom,romtop
5013 message <Unused Rom Space from >,.romtop,rom+romsiz-1
5014 message <Resident Monitor needs>,monitr,rqtop
5015 message <Space Wasted to Driver>,Wasted,Seltab
5016 message <Physical Disk Drivers >,Seltab,Dvr1mt
5017 message <Driver Offset for ZSID>,200h+bloc+Seltab-Monitr,0
5018 message <I/O Byte Drivers from >,.iobloc,iobloc+iobdvs
5019 message <Command Processor Area>,rqtop,restop
5020 message <Transient Overlay ROM >,start,stop
5021 message <Transient Command Area>,cloc,cloc+tpal
5022 message <Spare Locations in Ram>,spare,sparnd
5023
5024 subttl The*End
5025 end entry

```

Macros:
ABOVE
PHEX
UPDATE

BELOW
PM5G

BSEG
PRINTX

MESSAGE
SEGMENT

OVERLAY
SERVICE

Symbols:

0080	..	F360	.A	F362	.B
F364	.C	F366	.D	F368	.E
F36A	.F	F36C	.G	F36E	.H
F370	.I	F372	.J	F374	.K
F376	.L	F378	.M	F37A	.N
F37C	.O	F37E	.P	009B	ABORT
F6F2	ADDRH	F6F3	ADDRL	FD80	ALL00
FDA0	ALLO1	FDC0	ALLO2	FDE0	ALL03
FE00	ALLO4	FE80	ALLO5	FEC0	ALL06
FEE0	ALLO7	0068	ASYN	FFB3	ATTRIB
FA78	AUTOBT	FF3C	AVAILB	FF3E	AVAILT
0000	B.BSY	0002	B.CD	0004	B.IO
0001	B.MSG	0006	B.PAR	0003	B.REQ
0007	B.RST	0005	B.SEL	02CE	BAKSPC
FFB1	BASE	1353	BAUD	FC5D	BAUD1
FC65	BAUD2	0000	BAUDA	000C	BAUDB
0018!	BBASE	040F	BBG	032F	BELL
0331	BELL1	0028	BELLOF	0029	BELLON
041B	BLOC	FC49	BLOCAD	1436	BLOCK
0061	BLOFC	0061	BLONC	0035	BLTIM
000F	BNDRY	1188	BOOT	FC58	BOOT1
FC69	BOOT2	FCA3	BOOT3	E080	BOOTBF
FCDD	BOOTD	FCD9	BOOTER	0080	BOOTLD
FCD4	BOOTS	FEE6	BOTPTR	FCB2	BRKFLG
00AE	BRKKEY	0000	BSPACE	EE80	BUFTOP
0004	C.BIN	0004	C.FIVE	0007	C.FLAW
00C0	C.FLPY	0004	C.FMAT	0006	C.FTRK
000C	C.INIT	0007	C.KEYM	0008	C.READ
0001	C.RECAL	0003	C.RQSN	0002	C.RSYN
0006	C.SASI	000B	C.SEEK	00E0	C.TRAM
0000	C.TRDY	0005	C.TWO	0005	C.VTRK
000A	C.WRIT	0009	C.WRPR	F31E	CCA
F323	CCA1	F324	CCA2	00AF	CCS
00B1	CCS1	F57A	CDD	F584	CDD0
F592	CDD1	F59B	CDD2	0108	CFINIT
F6A5	CFT	F6A9I	CFTA	FB0E	CHECK
FD00	CHK00	FD20	CHK01	FD40	CHK02
FD60	CHK03	0000	CHK04	0000	CHK05
0000	CHK06	0000	CHK07	03F5	CHRDEL
03EA	CHRIN1	03F0	CHRIN2	03DC	CHRINS
0034	CHROM1	0035	CHROM2	FFB4	CHRSV
FC55	CLOC	0350	CLR1	FD21	CLRBRK
001A	CLRCHR	0344	CLREOL	0361	CLREOS
0341	CLRLIN	001A	CLRS	0365	CLRS1
037A	CLRS2	0357	CLRSCN	0036	CMDSIZ
FAD8	CMDTAB	F767	CNFDPB	F000	COLD
F775	COMINP	F770	COMINS	F78B	COMOTS
F77F	COMOUT	0518	COMRES	0518C	COMROM
F091	CONF	F08B	CONFIG	F009	CONIN
F790	CONIOB	F00C	CONOUT	F006	CONST

01B2	CRTD4	0169	CRTDVR	F2A3	CRTLDIR
3C00	CRTMAX	3000	CRTMEM	F2E7	CRTMV
F2E9	CRTMVO	F296	CRTOF1	F293	CRTOFF
F29C	CRTON	F299	CRTON1	F2F1	CRTOUT
FFE0	CRTSTK	003C	CRTTOP	0000	CSPACE
FFAE	CSRCHR	0018	CTC	0018	CTC0
0019	CTC1	001A	CTC2	001B	CTC3
FF10	CTCVEC	0036	CTLSIZ	0254	CTLTAB
FFAC	CURSOR	F6D7	CWP	FF56	DAY
F039	DAYTI	F086	DAYTIM	F0EB	DBL
F6F5	DCTRL	0000	DEBUG	02C5	DEFCUR
F6EA	DEFPLV	F6EB	DEFLUN	0017	DELLIN
FC80	DIRBUF	FFAF	DIRCUR	01F3	DIS1
01F2	DISATR	FDC2	DLN	FDC7	DLN1
FDCE	DLN2	FDD2	DLN3	FDE1	DLN4
FC55	DLOC	FC23	DMPFMT	02E7	DNCSR
FD72	DOC	F490	DPB5D	F470	DPB5S
F450	DPB8D	F430	DPB8S	F390	DPBASE
000A	DPB0F5	F470	DPBRG4	F480	DPBRG5
F490	DPBRG6	F4A0	DPBRG7	F1F1	DPM
F380	DRV TAB	FC76	DSK0	FC7B	DSK1
FC A0	DSK3	1367	DSKCMD	F4B0	DSKDVR
FCAC	DSKERR	03EF	DSM4	01EF	DSM5
00EF	DSM6	00EF	DSM7	0000	DSPACE
F632	DSW	FDB1	DTL	F6D5	DTYPE
FB8F	DUMP	FB9B	DUMP2	FB8A	DUMP3
FBD1	DUMP4	FA08	DVRLMT	FD05	EATKEY
FC27	ECHO	F69B	ECR	FOA2	EIRET
01EF	ENATR	0000!	ENTRY	0004	EOT
00C4	ERR	00BC	ERR1	00C1	ERR2
00CC	ERR3	00D4	ERRM1	00DD	ERRM2
0009	ERRML	001B	ESC	029B	ESCADR
02BD	ESCAPE	02BA	ESCTAB	0011	ESCTBL
FF34	EXPVEC	0000	FALSE	0000	FALUN
F2FE	FASTCRT	0001	FBLUN	0000	FCLUN
0002	FDLUN	FF30	FIFCNT	FF31	FIFIN
FF20	FIFO	FF32	FIFOUT	1428	FILL
FC59	FILL1	F6F6	FIRST	F708	FIRST1
F721	FIRST2	F4BD	FLOP1	F4DE	FLOP2
F4F2	FLOP3	F4FC	FLOP4	F506	FLOP5
F6EF	FLPFRM	0005	FM.DD	0007	FM.DDDS
00A0	FM.DDSS	0004	FM.DS	0006	FM.FV
0080	FM.HARD	0001	FM.SDSS	0000	FM.SDSS
0002	FM.SZ	0007	FM.UN	0003	FM.WR
0001	FMDD	0006	FMDSS	0000	FMDS
001F	FORCE	02D4	FORSPEC	F61A	GCA
F626	GCA0	F634	GCA1	F63F	GCA2
F627	GCAA	FE50	GCP	FE61	GCP1
FF1C	GENVEC	FBDA	GETHEX	FB2C	GETHLP
FB37	GETLIN	F097	GETSEL	FB38	GLIN1
FB50	GLIN4	FBDF	GNUM1	FBE4	GNUM3
F319	GOLD	12DB	GOTO	0009	GPIOCA

000B	GPIOCB	000B	GPIODA	000A	GPIODB
177B	HELP	001E	HELPKEY	FBF3	HEXBIN
FA3C	HOME	02C9	HOMEUP	001E	HOMSCR
FF59	HRS	F649	ICC	F643	ICCS
F64D	ICCS1	F066	IDLE	FC5A	IN1
FC61	IN2	FC77	IN3	FC79	IN4
13CA	INCMD	F137	INDEX	0016	INSLIN
00E6	INTAB	FF50	INTSTK	112B	IOBDVR
008D	IOBDVS	F770	IOBLOC	0003	IOBYTE
F7AF	IOCON1	F796	IOCONO	F7A3	IOCONS
F78B	IOLIST	F7CC	IOLSTS	FEEA	IPOINT
F643	ISC	FAD6	JPIX	001F	KBDCTL
001E	KBDDAT	F0DB	KBDIN	F0D5	KBDIN1
F0CD	KBDST	F0E2	KBMASK	0082	KDNLIN
F162	KEY1	F167	KEY2	F17F	KEY3
F184	KEY4	F18F	KEY5	F140	KEYSRV
0081	KUPLIN	FFBD	LAST	F5F0	LASTFM
FE0B	LBL	FE2E	LBL1	FD05	LCP
FD1D	LCP1	FD30	LCP2	FD52	LCP3
FD49	LCPA	FD4B	LCPB	F2B3	LDIR1
F285	LDIR2	F2C4	LDIR3	0418	LDIRX
FFB2	LEADIN	000A	LF	02F7	LFEED
FF5C	LINBUF	0388	LIND1	039E	LIND2
039F	LIND3	037C	LINDEL	03B7	LINI1
03C0	LINI2	03CD	LINI3	03A4	LININS
008A	LOCALF	0036	LOWLITE	F333	LSTAT
FD89	LTL	F6F1	LUN	0800	LX1984
021C	M3TST	022B	M4TST	0232	M5TST
F0E3	MASK	FB22	MDATA	FC5B	MDMP1
FC5E	MDMP2	FC63	MDMP3	FC69	MDMP3A
FC71	MDMP3B	12F2	MEMDMP	F236	MIL0
F246	MIL01	F250	MIL02	F258	MILL1
F265	MILL2	F278	MILL3	F27C	MILL4
F27E	MILL5	F281	MILL6	F1FD	MILLI
FF50	MILSEC	FF5A	MINS	F5AF	MLU
01DF	MODE	01E1	MODE1	F000	MONITR
FF57	MONTH	00E5	MOVLN	F5C2	MPA
F5D7	MPA1	F5DA	MPA2	F5E6	MPA21
F5E9	MPA22	F606	MPA3	F610	MPA4
F613	MPA5	F559	MTRADR	01B4	MULTI
F6F4	NBLK	0066	NMI	02C0	NONO
0040	NT4	0020	NT5	0010	NT6
0010	NT7	0028	NTRK5	0040	NTRK8
F13F	NULINT	0006	NUMCON	F502	NUMUNT
4000	O.AUTO	0400	O.BAUD	0800	O.DDVR
0020	O.DISK	0010	O.ESCT	0004	O.FILL
2000	O.HELP	0200	O.INPC	0002	O.MOVE
0100	O.OUTC	1000	O.PROT	0040	O.RAMT
8000	O.RESV	0001	O.TERM	0008	O.TYPE
0080	O.VERF	F6F0	OPCODE	FEEC	OPOINT
BFFF	OPTIONS	13F1	OUTCMD	FE9B	OUTCRT
F288	OUTCUR	FC20	OUTPUT	0007	P.ACKN
0000	P.AUTO	0006	P.ONLN	0005	P.RDVI
0004	P.RDYO	0002	P.STRB	F59F	P2L
FB5D	PARA0	FB6C	PARA1	FB71	PARA2
FB76	PARA4	FBF5	PARAM1	FFB7	PARAM2

F7DC	PIOOUT	F7F4	PIOSTO	FCB1	PKI
FCC9	PKI1	FCDF	PKI2	FCF3	PKI3
FCF6	PKI4	FCFE	PKI5	F006	PKI6
FDOE	PKI7	FD14	PKI8	FD1B	PKI9
FC3D	PNEXT	FE78	PORTS	FD40	PRC
FAAC	PRMT1	FA62	PROMPT	FC68	PROT1
FC6F	PROT2	1459	PROTO	0000	PRS
0002	PRS1	003B	PRS2	0061	PRS3
0070	PRS4	00AC	PRS5	F339	PRVATT
FC1B	PUT2HS	FC03	PUT2HX	F829	PUT2J
FC16	PUT4HS	FC0C	PUTNIB	FF00	RAM
041B	RBASE	FE6E	RCP	FE73	RCPA
F647	RDC	F605	RDID	F61B	RDID1
F6DC	RDNLY	F4E7	RDOP	FA4A	RDWR
F4FE	RDWRA	F4F6	RDWRS	FA48	READ
F641	RECAL	F6E9	RECLUN	F130	REMOVE
F6AD	RESET	0C55	RESLEN	F07C	RESTART
FC55	RESTOP	F1EF	RETINS	02F2	RETURN
FOA1	RETV1	F09A	RETVAL	F5F6	RETZR
0191	REV	F1E9	RFI	EE00	RGDBUF
0003	RGLUN	F6E8	RGRECAL	F708	RIGDPB
00B2	RMTALF	00B1	RMTTOG	0000	ROM
1800	ROMSIZ	17E1	ROMTOP	FA08	RQTOP
F5F8	RSE	F603	RSE1	F332	RSTATT
FFE2	RSTHL	FFE4	RSTPC	FFE0	RSTSP
0001	RTK4	0041	RTK5	0061	RTK6
0071	RTK7	1800	RX1984	0005	S.AUTOL
0004	S.AUTOR	0007	S.LECHO	0006	S.RECHO
F4B0	SA1403	F4C0	SASO	F4B2	SASOA
F4F3	SAS1	F4F6	SAS2	0012	SASIC
0010	SASID	0300	SASIDL	0012	SASIS
F470	SASSTR	F1EC	SAVSTK	0014	SCROLL
009E	SCRPRT	01C3	SEARCH	F4E6	SECLEN
FF5B	SECS	FA3E	SEEK	F5DE	SEEKO
F5EB	SEEK1	F5ED	SEEK2	F5EF	SEEK3
F5A3	SEEKX	0518!	SEGA	F5B9	SEKO
F5C4	SEK1	FA39	SEL1	F578	SEL1W
F5B5	SEL2	F591	SEL3	F598	SELDEN
F596	SELDNS	F510	SELEC	FA17	SELECT
F50B	SELER1	F42A	SELERR	F360	SELTAB
FA5A	SELTBL	F544	SELUNT	01D4	SETBLI
FD2C	SETBRK	021F	SETCOL	F0A4	SETCON
F2B4	SETCUR	01DD	SETGRA	01D9	SETINV
01CF	SETLOW	01F7	SETMSK	F337	SETPRV
0210	SETROW	0205	SETXY	0209	SETXY1
FC73	SIGN1	FC81	SIGN2	FC88	SIGN3
FC9E	SIGN3A	FCA6	SIGN4	FC55	SIGNON
F6CE	SIM	EF00	SIOBUF	0006	SIOCPA
0007	SIOCPB	0004	SIODPA	0005	SIODPB
FEE1	SIOI1	FOF0	SIOIN	FOED	SIOIN1
FED6	SIOINC	FE7F	SIOINP	FE77	SIOINS

FE08	SIO1ST	F10C	SIOMSK	FE00	SIO0T
FE91	SIO0T1	F0FB	SIOOUT	FEA7	SIOPL2
FEBC	SIOPL1	FE05	SIOPL2	FE06	SIOPL3
F113	SIORD1	F129	SIORD2	F12C	SIORD3
FEBA	SIORDT	F105	SIORDY	F0E5	SIOST
F10E	SIOVAL	FF00	SIOVEC	F0F9	SIOX1
0031	SLDDEN	FA08	SLERR	0030	SLSDEN
F65A	SMF	F66D	SMF0	F675	SMF0A
F693	SMF1	F6A3	SMF1A	F6BC	SMF1B
F6BE	SMF2	F6D4	SMF4	F6D1	SMFA
F50E	SMFS	F530	SMFS1	F548	SMFS1A
F550	SMFS2	F559	SMFS3	F573	SMFS4
F53D	SMFSA	0301	SMP	FD4C	SNDLOC
FD5F	SNDRMT	F0D2	SOFT	F069	SOFTV
F6D2	SOM	F6D4	SOM1	FC1E	SPACE
F20E	SPACT	F22D	SPADDR	FFCD	SPARE
FFCB	SPARE1	FFCC	SPARE2	FFD0	SPARND
F224	SPCNT	F500	SSELEC	F0BF	SSP
0000	STACK	1070	START	FEE5	STATUS
F61D	STC	F644	STEPR	FF54	STEPRT
17E1	STOP	F66E	STPADR	02C1	STUFF
FCEE	SWAP	FCFB	SWAP1	0069	SYNC
001D	SYSCTL	001C	SYSPIO	FF18	SYSVEC
031F	TAB	F65F	TD1	F656	TDO
14E2	TERM	FC5E	TERM1	FC68	TERM2
FCA3	TERM3	13FB	TEST	FC5E	TEST1
FC61	TEST2	FC6D	TEST3	FF52	TIKCNT
F192	TIMER	F1B1	TIMER1	F1B9	TIMER2
F1EB	TIMER3	0006	TIMOU	FF55	TIMOUT
0771	TLOC	FEEB	TOPPTR	0299	TPAL
0299	TPAMAX	F6FF	TRKTBL	0100	TRMBUF
EF00	TRMSTK	F6ED	TRN5	F410	TRN6
FFFF	TRUE	F639	TTC	F63A	TTCA
FC5E	TYPO	FC90	TYP1	FCA4	TYP2
1477	TYPE	00FF	TYPTOG	02DC	UPCSR
F048	USRSEC	F31B	USRSTK	FF00	VECTAB
1443	VERCMD	FC5E	VERF1	FC66	VERF2
1315	VIEW	FC55	VIEW0	FC6F	VIEW1
FCB9	VIEW2	FC8A	VIEW3	FCBE	VIEW4
FC90	VIEW5	F003	WARM	F35F	WASTED
F669	WCC	0010	WD1797	0010	WDCR
0031	WDDD	0013	WDDT	0030	WDSO
001C	WDSL	0012	WDSN	0010	WDSR
0011	WDTR	F687	WFR	F69A	WFR1
F696	WFRA	FAC9	WHAT	FE41	WLP
F64B	WOC	F64D	WOC1	F650	WOC2
FA44	WRITE	FE34	WUP	0000!	XCKS
0008!	XCKS1	0013	XOFF	F12D	XOFFLG
0011	XON	F115	XONENB	F344	XQDVR
FA51	XQPHYS	F508	XSELERR	FF58	YEAR
EE7D	Z.BAUA	EE7E	Z.BAUB	EE7F	Z.IOBT
EE62	Z.KEYM	EE5F	Z.SCRA	EE63	Z.SIOA
EE6D	Z.SIOB	EE77	Z.SIOM	EE79	Z.SIOV
EE60	Z.STPR	EE7B	Z.XONP		

.G	1763#									
.H	1764#									
.I	1766#									
.J	1767#									
.K	1768#									
.L	1769#									
.M	1771#									
.N	1772#									
.O	1773#									
.P	1774#									
ABORT	96#	815								
ABOVE	177#	562	681	1701	1737	2415	3126	3142	3237	4872
ADDRH	2852	3035#								
ADDRL	3036#									
ALL00	1803#	1820								
ALL01	1804#	1825								
ALL02	1805#	1830								
ALL03	1806#	1835								
ALL04	1807#	1840								
ALL05	1808#	1845								
ALL06	1809#	1850								
ALL07	1810#	1855								
ASVNC	73#	526								
ATTRIB	1179	1266	4952#							
AUTOBT	3251#									
AVAILB	446	4919#								
AVAILT	4920#									
B.BSY	2514#									
B.CD	2516#	2943								
B.IO	2518#									
B.MSG	2515#	2922								
B.PAR	2520#	2940								
B.REQ	2517#	2938								
B.RST	2521#	2978								
B.SEL	2519#	2871								
BAKSPC	1345	1445#								
BASE	1132	1496	1508	1564	1571	1592	1623	4702	4950#	
BAUD	3303	4047#								
BAUD1	4053	4055#								
BAUD2	4057	4059#								

C.WRIT	2550#	2603	2633																	
C.WRPR	2549#																			
CCA	957	1131#	1298	1615																
CCA1	1134#	1646																		
CCA2	1135#	1136	1643																	
CCS	328	359	370#																	
CCS1	371#	378																		
CDD	2691	2740#																		
CDD0	2743	2745#																		
CDD1	2750#	2753																		
CDD2	2751	2754#																		
CFINIT	437#	443																		
CFT	2876	2935	2957#																	
CFTA	2959#	2960	3054																	
CHECK	3330#	4035	4214	4282																
CHK00	1794#	1820																		
CHK01	1795#	1825																		
CHK02	1796#	1830																		
CHK03	1797#	1835																		
CHK04	1798#	1840																		
CHK05	1799#	1845																		
CHK06	1800#	1850																		
CHK07	1801#	1855																		
CHRDEL	1398	1672#																		
CHRIN1	1661#	1665																		
CHRIN2	1660	1666#																		
CHRINS	1400	1652#																		
CHROM1	70#	1249																		
CHROM2	71#	1242	1246																	
CHRSAV	1168	1194	4953#																	
CLOC	366	3268	3570#	3572	3572	3573	3663	3663	3663	3663	3663	3664	3778							
	3787	3787	3787	3788	3958	3958	3958	3958	3958	3959	3977	3977	3977							
	3978	4003	4003	4003	4004	4047	4047	4047	4047	4048	4073	4073	4073							
	4074	4135	4135	4135	4136	4170	4170	4170	4171	4190	4190	4190	4190							
	4191	4233	4233	4233	4234	4254	4254	4254	4254	4255	4273	4273	4273							
	4274	4299	4299	4299	4300	4327	4327	4327	4327	4328	4387	4387	4387							
	4388	4820	4820	4820	4820	4821	4861	4861	4861	4862	4862	4862	5007							
CLR1	1554#	1556																		
CLRBRK	4459	4512#																		
CLRCHR	4392#																			
CLREOL	1361	1397	1546#	1569																
CLREOS	1354	1396	1569#																	

	4387	4387	4387#	4387#	4820	4820	4820#	4820#	4861	4861	4861#	4861#
CSRCHR	1195	1317	1320	4948#	4873	4878	4878					
CTC	57#											
CTCO	58#	476										
CTC1	59#	480	675	991								
CTC2	60#	484										
CTC3	61#	488										
CTCVEC	409	478	4900#									
CTLSIZ	1370#											
CTLTAB	1330	1342#	1370									
CURSQR	425	1167	1192	4703	4947#							
CWP	2617	3004#										
DAY	615	4937#										
DAYTI	583#	2089	3052									
DAYTIM	583	615#										
DBL	4477	4640#										
DCTRL	2683	2735	3038#									
DEBUG	25#	29	30	123	128							
DEFCUR	1342	1434#										
DEFLPY	2837	3028#										
DEFLUN	2785	2828	3029#									
DELLIN	4391#											
DIRBUF	1793#	1819	1824	1829	1834	1839	1844	1849	1854			
DIRCUR	1005	1011	1014	4949#								
DIS1	1266#											
DISATR	1265#	1412										
DLN	4609#	4646										
DLN1	4613#	4615										
DLN2	4614	4616#										
DLN3	4620#	4635										
DLN4	4624	4630#										
DLOC	228#	564	682#	683	1163#	1703	1738#	1739	2416#	2417	3123#	3123
	3124	3127#	3128	3143#	3144	3238#	3239	3572#	4874	4878#	4881	
DMPFMT	3417	3419	3421	3515#								
DNCSR	1472#	1495	1579									
DOC	4533	4537	4543	4561#								
DPB5D	1943#											
DPB5S	1923#	3603										
DPB8D	1901#											
DPB8S	1882#	2388	2727									
DPBASE	1817#	2100	2677	3099								

FCLUN	2527#	2765							
FDLUN	2528#	2765							
FIFCNT	417	689	769	814	4907#				
FIFIN	823	4908#							
FIFO	774	4906#							
FIFOUT	771	4909#							
FILL	3307	4233#							
FILL1	4238#	4244							
FIRST	2669	3045#	3050						
FIRST1	3057#	3066							
FIRST2	3061	3069#							
FLOP1	2025#	2080							
FLOP2	2042	2046	2048#						
FLOP3	2060	2063#							
FLOP4	2069#	2072							
FLOP5	2029	2035	2075#						
FLPFRM	2836	3031#							
FM.DD	2001#	2003	2370	2391					
FM.DDDS	2568#	2702	2765						
FM.DDSS	2003#	2325							
FM.DS	2000#	2379							
FM.FV	2002#	2329	2394						
FM.HARD	2569#	2766	2767	2768	2769	2805	3005		
FM.SDDS	2566#	2763							
FM.SDSS	2565#	2762							
FM.SZ	2562#	2705							
FM.UN	1999#	2003	2366	2367	2371				
FM.WR	2563#								
FMDD	2561#	2703	2709						
FMDDSS	2567#	2764	2807						
FMDS	2560#	2686	2817						
FORCE	4394#	4626							
FORSPC	1349	1453#							
GCA	2860#	2889							
GCA0	2864	2866#							
GCA1	2873#	2877							
GCA2	2875	2878#							
GCAA	2866	2867#	3055						
GCP	4469	4481	4702#						
GCP1	4711#	4712							
GENVEC	4902#								
GETHEX	3395	3456#							
GETHLP	3351#	3359							

GLIN1	3357#	3369	3380				
GLIN4	3364	3373#					
GNUM1	3459#	3469					
GNUM3	3464#						
GOLD	1122#	1170	1276	1318	1498	1666	1682
GOTO	3308	3958#					
GPIOCA	51#	531					
GPIOCB	53#	536					
GPIODA	50#	3755					
GPIODB	52#	541	3756	3758	3760	3768	
HELP	3301	4820#					
HELPKEY	94#	3358	3526				
HEXBIN	3467	3476#	4016	4029			
HOME	574	3186#	3820				
HOMEUP	1367	1440#					
HOMSCR	4393#	4472	4484				
HRS	4940#						
ICC	2293	2298#					
ICCS	2622	2748	2838	2886#	2986		
ICCS1	2891#	2894					
IDLE	598#	702	722	732	2305	2957	
IN1	4142#	4159					
IN2	4145#	4149					
IN3	4151	4156#					
IN4	4153	4158#					
INCMD	3310	4135#					
INDEX	772#	824					
INSLIN	4390#						
INTAB	330	404#					
INTSTK	796	841	922	4926#			
IOBDVR	3663#	3848					
IOBDVS	447	3775#	3778	3850			
IOBLOC	447	2413#	3666	3775	3849		
IOBYTE	33#	3701	3732	3742	3898	3949	
IOCONI	590	3724#					
IOCONO	591	3707#					
IOCONS	589	3716#					
IOLIST	592	3732#					
IOLSTS	593	3742#					
IPOINT	4770	4778	4787	4809#			
ISC	2218	2291#	2344	2363			
JPIX	3289	3299#	3970				
KBDCTL	65#	469					
KBDDAT	64#	349	800				
KBDIN	567	703#	3727				
KBDIN1	702#	704					
KBDST	566	689#	703	3719			

MDMP3	3982	3987#											
MDMP3A	3991#	3993											
MDMP3B	3985	3996#											
MEMDMP	3305	3977#											
MESSAGE	4991#	5011	5012	5013	5014	5015	5016	5017	5018	5019	5020	5021	
	5022												
MIL0	944	953#											
MIL01	964#	969											
MIL02	968	970#											
MILL1	952	975#											
MILL2	937	982#											
MILL3	989	993#											
MILL4	984	995#											
MILL5	994	996#											
MILL6	932	935	981	998#									
MILLI	410	920#											
MILSEC	925	927	4930#										
MINS	4941#												
MLU	2609	2670	2778#										
MODE	1247	1250#											
MODE1	1244	1251#											
MONITR	37#	228	310	354	355	3572	3663	3787	3845	3958	3977	4003	
	4047	4073	4135	4170	4190	4233	4254	4273	4299	4327	4387	4411	
	4820	4861	4875	4881									
MONTH	4938#												
MOVLN	243	266#											
MPA	2620	2745	2801#										
MPA1	2808	2814#											
MPA2	2812	2816#											
MPA21	2821	2823#											
MPA22	2818	2826#											
MPA3	2835	2840#											
MPA4	2847#	2848											
MPA5	2806	2849#											
MTRADR	2091	2132	2133#	2152									
MULTI	1211#	1326											
NBLK	3037#												
NMI	1983#	2261	2264	2280									
NONO	1351	1352	1353	1355	1356	1357	1358	1359	1360	1362	1365	1366	
	1424#												
NT4	2428#	2450	2450										
NT5	2429#	2460	2460										
NT6	2430#	2470	2470										
NT7	2431#	2480	2480										
NTRK5	2006#	2190											
NTRK8	2005#	2188											
NULINT	588	598	778#										
NUMCON	435	443#	648	4965									

PHYUN1	3146#	3763																			
PI01	3762#	2506																			
PI0AD	2502#	2506																			
PI0AS	2501#	2502	2503	2504	2999																
PI0BD	2504#	2507	2508																		
PI0BS	2503#	2975	2977																		
PI0OUT	3735	3752#	3753																		
PI0STO	3745	3752	3768#																		
PK1	4449	4456#																			
PK11	4462	4467#																			
PK12	4468	4479#																			
PK13	4478	4490#																			
PK14	4480	4491#																			
PK15	4492	4495#																			
PK16	4496	4499#																			
PK17	4500	4503#																			
PK18	4494	4498	4502	4506#																	
PK19	4504	4509#																			
PMSG	2577#	3048																			
PNEXT	3243	3292	3334	3374	3536	3542#	3549	3617	3861	3925	4120	4336									
	4426	4470	4482	4640	4721	4822															
PORTS	4424	4517	4729	4730#																	
PRC	4451	4530#																			
PRINTX	4999#																				
PRMT1	3267	3281#																			
PROMPT	565	3241#	3253	3290	3297																
PROT1	4302	4312#																			
PROT2	4315	4317#																			
PROTO	3317	4299#																			
PRS	276#	326	392	611																	
PRS1	278#	279																			
PRS2	311#	324																			
PRS3	331#	340																			
PRS4	342#	348																			
PRS5	360	368#																			
PRVATT	1153#	1155																			
PUT2HS	3344	3424	3505#	3971	4144	4146															
PUT2HX	3488#	3503	3505																		
PUT2J	3339	3344#																			
PUT4HS	3342	3413	3502#	3972																	
PUTNIB	3493	3495#																			
RAM	36#	355	448	4894	4970	5007															
RBASE	353	4868#																			
RCP	4490	4721#																			
RCPA	4716	4723#																			
RDC	2018	2149	2225	2294#	2354																
RDDID	2234	2243#	2375																		

RECAL	2236	2286#	2334					
RECLUN	3026#							
REMOVE	706	769#						
RESET	2860	2950	2972#	2983				
RESLEN	4875#							
RESTART	564	607#						
RESTOP	4874#							
RETINS	827	901#						
RETURN	1350	1482#	1542	1692				
RETV1	636	640#						
RETVL	616	626	634#					
RETZR	2228#	2323	2337					
REV	16#	625	3623	3623	3623			
RFI	835	896#	998					
RGDBUF	2497#	3074	3119					
RGLUN	2529#	2766	2767	2768	2769			
RGRECAL	2985	3025#						
RIGDPB	2412#	3602						
RMTALF	4399#	4503						
RMTTOG	4398#	4495						
ROM	29#	227	563	1702	4873	4887	4888	5003
ROMSIZ	30#	244	327	4887	4888	5003		
ROMTOP	4881#	4887	4888	5003				
RQTOP	3131#							
RSE	2213	2233#						
RSE1	2235	2238#						
RSTATT	1146#	1343						
RSTHL	281	4978#						
RSTPC	283	4979#						
RSTSP	280	4977#						
RTK4	2450#	2458						
RTK5	2460#	2468						
RTK6	2470#	2478						
RTK7	2480#	2488						
RX1984	31#	357	361	367				
S.AUTOL	4406#	4501	4540					
S.AUTOR	4407#	4505	4552					
S.LECHO	4404#	4464	4493					
S.RECHO	4405#	4497	4531					
SA1403	2595#	3058						
SASO	2604	2606#						
SASOA	2596#	2643						

SAGID	2506#	2870	2890										
SASIDL	3121#	3123	3604										
SASIS	2508#	2873	2921	2937									
SASSTR	2420#	3121											
SAVSTK	795	840	899#	921									
SCROLL	56#	304	1509	1565									
SCRPRT	95#	802											
SEARCH	1224#												
SECLN	2631#	2801											
SECS	857	4942#											
SEEK	575	3192#											
SEEK0	2215#	2227											
SEEK1	2214	2222#											
SEEK2	2221	2223#											
SEEK3	2211	2225#											
SEEKX	2033	2178#											
SEGA	241#	271#	1164#	4868#									
SEGMENT	199#	270	563	682	1163	1702	1738	2416	3127	3143	3238	3572	
	3663	3787	3958	3977	4003	4047	4073	4135	4170	4190	4233	4254	
	4273	4299	4327	4387	4820	4861	4867	4873					
SEK0	2189	2191#											
SEK1	2185	2194	2199#										
SEL1	3160	3177	3181#										
SEL1W	2151#	2159	2163										
SEL2	2159#	2160	2162										
SEL3	2144	2148	2164#										
SELDEN	2130	2169#											
SELDNS	2168#	2180											
SELEC	2023	2085#											
SELECT	573	3158#	3811										
SELER1	2661#												
SELERR	1782	1873#	2087	2105									
SELTAB	365	630	1713	1754#	3608	3878							
SELTBL	3162	3231#											
SELUNT	2028	2120#	2322										
SERVICE	785#	794	839	920									
SETBLI	1242#	1405	1407										
SETBRK	4515	4517#											
SETCOL	1302#												
SETCON	586	646#											
SETCUR	579	1005#											
SETGRA	1249#	1406											
SETINV	1246#	1404											
SETLOW	1152	1239#	1403										
SETMSK	1271#	1408	1409										
SETPRV	1151#	1240	1251										

SIGN4	3578	3600	3607	3617#		
SIGNON	368	3575#				
SIM	2749	2906	2913	2993#		
SIOBUF	4411#	4412	4774	4800	4809	4810
SIOCPA	48#	513	3670	3677	3693	4420
SIOCPB	49#	495	714	741	742	4423
SIODPA	46#	3680	3688	4420		
SIODPB	47#	725	735	949	996	4423
SIOI1	4799	4801#				
SIOIN	571	723#	754	3728	4358	
SIOIN1	722#	724				
SIOINC	4530	4795#	4796			
SIOINP	4735#	4736				
SIOINS	4729#	4735	4742	4764		
SIOIST	4450	4785#	4795			
SIOMSK	437	744#	3945	4308		
SIOOT	4526	4549	4555	4746#		
SIOOT1	4747#	4748				
SIOOUT	572	730#	3712	3737	4367	4372
SIOPL	4754	4757	4763#	4785		
SIOPL1	4773	4775#				
SIOPL2	4777	4779#				
SIOPL3	4765	4780#				
SIORD1	747	750#				
SIORD2	757	761#				
SIORD3	753	759	762#			
SIORDT	4742#	4747				
SIORDY	585	731	740#	934	3746	
SIOST	570	714#	723	752	3720	4356
SIOVAL	438	746#	3947	4311		
SIOVEC	499	4899#				
SIOX1	731#	733				
SLDDEN	69#					
SLERR	3133#					
SLSDEN	68#					
SMF	2103	2322#				
SMFO	2328	2330#				
SMFOA	2334#	2368				
SMF1	2348#	2353				
SMF1A	2351	2356#				
SMF1B	2365	2370#				
SMF2	2360	2371#				

Appendix F

SMF4	2376	2378	2383#																	
SMFA	2126	2380	2381#																	
SMFS	2655	2669#																		
SMFS1	2689#	2704	2706																	
SMFS1A	2701	2703#																		
SMFS2	2695	2707#																		
SMFS3	2710	2712#																		
SMFS4	2699	2733#																		
SMFSA	2689	2697#																		
SMP	1593	1629	1642#																	
SNDLOC	4465	4537#																		
SNDRMT	4463	4532	4549#																	
SOFT	599	695#																		
SOFTV	599#	2079	2642																	
SOM	2868	2998#																		
SOM1	2994	2999#																		
SPACE	3414	3426	3509#	3517																
SPACT	671	804	808	929#	976	983														
SPADDR	947#	975																		
SPARE	4970#																			
SPARE1	441	4967#																		
SPARE2	442	4968#																		
SPARND	4972#																			
SPCNT	673	810	942#	945	971															
SSELEC	2599	2651#																		
SSP	587	670#	812																	
STACK	325	3242	4982#																	
START	3572#																			
STATUS	4446	4804#																		
STC	2068	2244	2260#																	
STEPR	2292#	2333																		
STEPRT	440	3599	3920	4932#																
STOP	4861#																			
STPADR	2093	2330	2331#																	
STUFF	1368	1428#																		
SWAP	3807	3876#																		
SWAP1	3885#	3892																		
SYNC	74#																			
SYSCTL	63#	458	464	3585	3587															
SYSPIO	62#	461	608	610	851	853	938	980	1019	1022	1028	1048								
	1061	1063	1074	1112	1254	1258	2510#	3272	3588	3592										
SYSVEC	405	471	4901#																	
TAB	1346	1515#																		
TDI	2635	2906#																		
TDO	2637	2899#																		
TERM	3309	4387#																		
TERM1	4418	4420#																		
TERM2	4422	4424#																		
TERM3	4448#	4452																		

TIMOU	2010#	2131	2155										
TIMOUT	848	4933#											
TLOC	229#	3572#	3572	3572	3663#	3663	3663	3787#	3787	3787	3958#	3958	
	3958	3977#	3977	3977	4003#	4003	4003	4047#	4047	4047	4073#	4073	
	4073	4135#	4135	4135	4170#	4170	4170	4190#	4190	4190	4233#	4233	
	4233	4254#	4254	4254	4273#	4273	4273	4299#	4299	4299	4327#	4327	
	4327	4387#	4387	4387	4820#	4820	4820	4861#	4861	4861	4881		
TOPPTR	4581	4585	4600	4604	4664	4668	4671	4807#					
TPAL	230#	3663	3663#	3787	3958	3958#	3977	4003	4047	4073	4135	4170	
	4190	4233	4254	4273	4299	4327	4387	4820	4820#	4861	4862	4867	
	5007												
TPAMAX	3270	4862#											
TRKTBL	2122	2408#											
TRMBUF	4409#	4410	4684	4691	4806	4807							
TRMSTK	4412#	4425											
TRN5	2393	2402#											
TRN6	1865#	2396	2711										
TRUE	22#	23											
TTC	2073	2249	2278#										
TTCA	2262	2279#											
TVPO	4330	4336#											
TYP1	4356#	4365	4370	4374									
TYP2	4357	4364#											
TYPE	3321	4327#											
TYPTOG	4401#	4491											
UPCSR	1348	1462#											
UPDATE	208#	270	563	682	1163	1702	1738	2416	3127	3143	3238	3572	
	3663	3787	3958	3977	4003	4047	4073	4135	4170	4190	4233	4254	
	4273	4299	4327	4387	4820	4861	4867	4873	4877				
USRSEC	588#	847											
USRSTK	1041	1079	1109	1123	1124#	1501							
VECTAB	351	4898#											
VERCMD	3323	4273#											
VERF1	4281#	4289											
VERF2	4279	4287#											
VIEW	3306	3314	4003#										
VIEW0	4005#	4039											
VIEW1	4012	4016#											
VIEW2	4027	4033#											
VIEW3	4015	4034#											

Notes

```

1
2
3
4
5
6
7
8
9      F02A      Xqdvr equ 0f02ah      ;Physical Driver Executioner
10     0004      cdisk equ 00004h     ;current user/disk
11
12     0000'     cseg
13     0000'     bios equ $          ;origin of bios above ccp & bdos
14
15
16
17     0080      phycmd equ $
18     0081      phyunt equ $+1
19     0082      phydrv equ $+2
20     0083      phytrk equ $+3
21     0085      physec equ $+5
22     0087      phydma equ $+7
23
24     ;; quick, fast loader.
25     ;
26     ; Entry: A = Sectors per Track
27     ;         DE = Address of Physical Command Block that loaded QFD
28     ;
29     0080      EB      qfs: ex de,h1      ;transfer command block
30     0081      01 0005 ld bc,physec-phycmd
31     0084      ED 80   ld ir      ;woe be unto he who changes qfs
32     0086      21 00D5 ld h1,ldrtbl-5 ;set loader control table address
33     0089      0E 05   ld c,5      ;set table entry size
34     008B      09      qfs1: add hl,bc    ;advance table address
35     008C      BE      cp (hl)        ;match with loader control table entry
36     008D      38 FC   jr c,qfs1     ;if match not found yet
37     008F      C0      ret nz        ;if entry not in table
38     0090      23      inc hl
39     0091      4E      ld c,(hl)     ;set track offset+1
40     0092      23      inc hl
41     0093      ED A0   ldi          ;move starting sector, adjust track offset
42     0095      AF      xor a
43     0096      12      ld (de),a     ;clear upper sector
44     0097      7E      ld a,(hl)    ;set number of sectors
45     0098      23      inc hl
46     0099      6E      ld l,(hl)   ;set (sector size)/4-1
47     009A      23      inc hl      ;sector size / 4
48     009B      29      add hl,hl
49     009C      29      add hl,hl
50     009D      EB      ex de,h1     ;set sector size in DE
51     009E      2A 00B3 ld hl,(phytrk) ;add track offset
52     00A1      09      add hl,bc
53     00A2      22 00B3 ld (phytrk),hl
54     00A5      47      ld b,a      ;set number of sectors
55     00A6      7A      ld a,d      ;check sector size
56     00A7      21 FF80' ld hl,bios-80h ;set starting address

```

```

63 00B5 CD F02A      call    h1,physcmd of qds;set physical command address
64 00B8 21 0085      ld      h1,physsec      ;advance sector
65 00B8 34          inc     (h1)
66 00BC D9          exx    ;switch back
67 00BD B7          or     a
68 00BE C0          ret    nz              ;if boot error
69 00BF 10 EC      djnz   qfs2           ;if cold start not complete
70 00C1 32 0004      ld     (cdisk),a      ;start out in A: user 0
71 00C4 21 0003      ld     h1,bios+3      ;warm start after signon
72 00C7 E5          push   h1
73 00C8 21 00F6      ld     h1,sernum
74 00CB 11 00DA      ld     de,ldrtbl
75 00CE 0E 0A      ld     c,sernm1
76 00D0 ED B0      ldir
77 00D2 12          ld     (de),a
78 00D3 13          inc   de
79 00D4 3E C9      ld     a,0c9h
80 00D6 12          ld     (de),a
81 00D7 CD 0000      call   bios           ;execute cold start loader

```

```

82
83      ;;      Loader Control Table.
84      :
85      :      Entries Must be in sort order
86      :
87      :      db      sectors per track
88      :              offset+1 from boot track
89      :              starting bios sector
90      :              number of bios sectors
91      :              sector size/4-1
92      :
93      00DA 34 02 16 04      ldrtbl: db      52,1+1,22,4,256/4-1      ;8" Double Density
94      00DE 3F
95      00DF 22 03 05 04      db      34,2+1,05,4,256/4-1      ;5" Double Density
96      00E3 3F
97      00E4 1A 02 14 07      db      26,1+1,20,7,128/4-1      ;8" Single Density
98      00E8 1F
99      00E9 12 03 0A 07      db      18,2+1,10,7,128/4-1      ;5" Single Density
100     00ED 1F
101     00EE 00 01 16 04      db      00,0+1,22,4,256/4-1      ;Any SASI Rigid Disk
102     00F2 3F
103     00F3 00      db      00      ; End of table
104
105     if      $ gt 100h-10
106     .printx * Too Big *
107     else
108     if      $ eq 100h-10
109     .printx + Perfect Fit +
110     else
111     ds     100h-10,-1
112     endif

```

```

Quick, Fast Cold Start Loader  MACRO-80 3.44  09-Dec-81
113      endif
114
115      ::=  Serialization.
116
117      :  sernum: db  DC*****' ;Manufacturing serial number here
118
119      sernum equ  $-sernum
120
121      if  $ ne 100h
122          .printx * Serial Number Out of Place *
123      endif
124      .dephase
125
126      end
127

```

0080 QFS
00AE QFS3
F02A XQDVR

008B QFS1
000A SERNML

00AD QFS2
00F6 SERNUM

No Fatal error(s)

CDISK	10#	70	
LDRTBL	32	74	93#
PHYCMD	17#	30	62
PHYDMA	22#	60	
PHYDRV	19#		
PHYSEC	21#	30	64
PHYTRK	20#	51	53
PHYUNT	18#		
QFS	29#	62	
QFS1	34#	36	
QFS2	59#	69	
QFS3	58	60#	
SERNML	75	120#	
SERNUM	73	117#	120
XQDVR	9#	63	

Notes

•

```

1
2
3
4
5
6
7
8
9
10 0000' C3 00F1'      bios:  jp      cboot      ;cold start
11 0003' C3 0069'      bwboot: jp      wboot      ;warm start
12
13 0006' C3 F04B      bconst: jp      const      ;console status
14 0009' C3 F04E      bconin: jp      conin      ;console character in
15 000C' C3 F051      bconot: jp      conout     ;console character out
16 000F' C3 F054      bprint: jp      list       ;list character on printer
17 0012' C3 F060      bpunch: jp      punch      ;punch
18 0015' C3 F05D      breadr: jp      reader     ;reader
19
20 0018' C3 01B6'      bhome:  jp      home       ;move head to home position
21 001B' C3 0154'      bseld:  jp      seldsk     ;select disk
22 001E' C3 01B9'      bsett:  jp      settrk     ;set track number
23 0021' C3 01BE'      bsets:  jp      setsec     ;set sector number
24 0024' C3 01C3'      bsetd:  jp      setdma     ;set dma address
25 0027' C3 01EB'      bread:  jp      read       ;read a record
26 002A' C3 01F3'      bwrit:  jp      write      ;write a record
27
28 002D' C3 F057      bprnts: jp      listst     ;printer ready status
29 0030' C3 01C8'      bsctrn: jp      sectrn     ;sector translate
30
31 0033' 81          initio: db      10000001b    ;Initial I/O Byte
32
33                               Subttl Cold and Warm Start Module
34                               page

```

```

39      0004      cdisk      equ      4      ;Current user/disk
40      002C      nsects    equ      (ccplen+bdosln)/128      ;number of sectors for ccp + bdos
41      0062      rev        equ      'b'
42
43      ;;      Wboot - Warm Start CP/M.
44      ;
45      0034'    3E 03      wbt5:    ld      a,0c3h      ;plant jumps
46      0036'    21 F206'    ld      hl,bios-bdosln+6
47      0039'    BE          cp      (hl)
48      003A'    20 1C      jr      nz,wbtterr      ;if no jump to bdos
49      003C'    32 0000      ld      (0),a
50      003F'    32 0005      ld      (5),a
51      0042'    22 0006      ld      (6),hl      ;set address of jump to bdos
52      0045'    21 0003'    ld      hl,bwboot      ;set warm boot address
53      0048'    22 0001      ld      (1),hl
54      004B'    ED 4B 0004      ld      bc,(cdisk)      ;set current disk / user
55      004F'    21 EA00'    ld      hl,bios-bdosln-ccplen ;Enter CCP
56      0050'    ;          wbtcom   equ      $-2      ;patch to "03" to disable warm boot command
57      0052'    3E 03      ld      a,3
58      0054'    32 0050'    ld      (wbtcom),a
59      0057'    E9          jp      (hl)
60
61      0058'    CD 0115'    wbtterr: call   pmsg      ;display error message
62      005B'    0D 0A 42 6F      db      13,10,'Boot Err',0
63      005F'    6F 74 20 45
64      0063'    72 72 00
65      0066'    CD 0009'
66      0069'    31 0100      wboot:   ld      sp,100h      ;use external stack
67      006C'    CD 013F'    call   dboot      ;inform deblocker
68      006F'    4F          ld      c,a      ;(zero) select A:
69      0070'    3E 2C      ld      a,nsects      ;set number of sectors to read
70      0072'    32 00D0'    ld      (seccnt),a      ;set sector counter
71      0075'    21 E980'    ld      hl,bios-bdosln-ccplen-128
72      0078'    22 013B'    ld      (dmabas),hl      ;set base track dma address
73      007B'    CD 001B'    call   bsld      ;select boot drive (A:)
74      007E'    7C          ld      a,h
75      007F'    B5          or      l
76      0080'    28 D6      jr      z,wbtterr
77      0082'    23          inc     hl      ;point to high translate address
78      0083'    7E          ld      a,(hl)
79      0084'    32 0122'    ld      (xlate),a
80      0087'    E5          push    hl
81      0088'    0E 00      ld      c,0      ;translate sector zero
82      008A'    CD 0121'    call   mls
83      008D'    79          ld      a,c
84      008E'    32 0133'    ld      (transz),a      ;set sector zero translate value
85      0091'    E1          pop     hl
86      0092'    11 0009      ld      de,10-1      ;offset to dpb
87      0095'    19          add     hl,de
88      0096'    4E          ld      c,(hl)      ;get dpb address
89      0097'    23          inc     hl

```

```

90 0098' 46          ld      b,(hl)
91 0099' 0A          ld      a,(bc)          ;get low sectors per track
92 009A' 32 00DC'   ld      (spt),a
93 009D' 21 000D'   ld      hl,13
94 00A0' 09          add     hl,bc
95 00A1' 4E          ld      c,(hl)          ;get reserved tracks
96 00A2' 23          inc     hl
97 00A3' 46          ld      b,(hl)
98 00A4' 0B          dec     bc
99 00A5' 1E 01      ld      e,1            ;set sector 1
100 00A7' B7         or      a              ;test low sectors per track
101 00A8' 2B 06     jr      z,wbt1         ;if rigid disk
102 00AA' 4A         ld      c,d            ;set track 0
103 00AB' FE 1B     cp      26+1
104 00AD' 3B 01     jr      c,wbt1         ;if single density 8" or 5"
105 00AF' 4B         ld      c,e            ;double density starts on track 1, sector 1
106 00B0' C5         push   bc              ;save track
107 00B1' D5         push   de              ;save starting sector
108 00B2' CD 001E'   call  bsett           ;position disk
109 00B5' C1         pop    bc
110 00B6' C5         push   bc              ;save sector
111 00B7' CD 0121'   call  mls             ;map logical sector
112 00BA' E5         push   hl              ;save address
113 00BB' CD 0021'   call  bsets           ;set sector
114 00BE' C1         pop    bc
115 00BF' 21 FFFE'   ld      hl,bios-2
116 00C2' ED 42     sbc    hl,bc
117 00C4' 3B 12     jr      c,wbt3         ;if within bios
118 00C6' CD 0024'   call  bsetd           ;set dma address
119 00C9' CD 01EB'   call  read            ;read next sector
120 00CC' B7         or      a
121 00CD' 20 89     jr      nz,wbtterr     ;if load error
122 00CF' 3E 00     ld      a,0            ;update sectors read counter
123 00D0'           secCnt equ    $-1
124 00D1' 3D         dec    a
125 00D2' 32 00DD'   ld      (secCnt),a
126 00D5' CA 0034'   jp     z,wbt5         ;if end of load
127 00D8' C1         push   bc              ;advance sector
128 00D9' 0C         inc    c
129 00DA' 79         ld      a,c
130 00DB' FE FF     cp     -1
131 00DC'           spt equ    $-1
132 00DD' 20 D7     jr      nz,wbt2         ;if not end of track
133 00DF' 41         ld      b,c
134 00E0' 2A 013B'   ld      hl,(dmabas)   ;advance base dma address
135 00E3' 11 0080   ld      de,128
136 00E6' 19         add     hl,de          ;by spt*128
137 00E7' 10 FD     djnz  wbt4
138 00E9' 22 013B'   ld      (dmabas),hl
139 00EC' C1         pop    bc              ;advance track
140 00ED' 0C         inc    c
141 00EE' 58         ld      e,b            ;and restart on sector 0
142 00EF' 1B BF     jr      wbt1
143
144           ;; Cold Start CP/M.
145           ;

```

```

150 0100' 50 2F 4D 20
151 0104' 76 65 72 73
152 0108' 20 32 2E 32
153 010C' 62
154 010D' 20 23 32 2D
155 0111' 32 39 34
156 0114' 00
157
158
159
160 0115' E1
161 0116' 7E
162 0117' 23
163 0118' 87
164 0119' E5
165 011A' C8
166 011B' 4F
167 011C' CD 00DC'
168 011F' 18 F4
169
170
171
172 0121' 3E 00
173 0122'
174 0123' 87
175 0124' 79
176 0125' 28 0B
177 0127' 87
178 0128' 2A 00DC'
179 012B' 8D
180 012C' 38 02
181 012E' 95
182 012F' 3C
183 0130' 3C
184 0131' 4F
185 0132' D6 00
186 0133'
187 0134' 1F
188 0135' 67
189 0136' 2E 00
190 0138' CB 1D
191 013A' 11 0000
192 013B'
193 013D' 19
194 013E' C9
195
196
197

```

```

db #2-294'
db 0
;; pmsg - print message at return address.
;
pmsg: pop hl ;print message after call
      ld a,(hl)
      inc hl
      or a
      push hl
      ret z ;if end of message
      ld c,a
      call bconot ;display message at current console
      jr pmsg

;; mls - map logical sector.
;
mls: ld a,0 ;set translate address
xlate equ $-1
      or a
      ld a,c
      jr z,mls2 ;if not single density
      add a,a ;read by half tracks
      ld hl,(spt) ;get sectors per track
      cp 1
      jr c,mls1 ;if not past end of track
      sub 1 ;offset back to beginning of track
      inc a
mls1: inc a ;map sector 0->1
      ld c,a
mls2: sub 0 ;offset by translate of sector zero
transz equ $-1
      rra
      ld h,a
      ld l,0
      rr l
      ld de,0 ;set base dma for this track
dmabas equ $-2
      add hl,de ;compute address for this sector
      ret

```

```

Subttl CHARIO - Character I/O Module
page

```

198
199
200
201
202
203
204
205
206
207
208
209
210
211

F000

F04B
F04E
F051
F054
F05D
F060

```
monitr equ 0f000h ;820+ Resident Monitor Address
const equ monitr+4bh
conin equ monitr+4eh
conout equ monitr+51h
list equ monitr+54h
listst equ monitr+57h
reader equ monitr+5dh
punch equ monitr+60h
```

```
Subttl CP/M Deblocking Driver
page
```

```

216      013F'      cseg
217
218      ;;      Ascii.
219      ;
220      000A      lf      equ      10
221      000B      up      equ      11
222      000D      cr      equ      13
223      001B      esc     equ      27
224
225      451B      inslin  equ      ('E' shl 8) + esc
226      521B      dellin  equ      ('R' shl 8) + esc
227
228      ;;      Absolute Machine Addresses.
229      ;
230      F02A      xqdvr   equ      0f02ah      ;Resident Monitor Driver Executioner
231      0004      cdisk   equ      4          ;CCP active user/disk
232
233      ;;      CP/M Write Types.
234      ;
235      0000      wrall   equ      0          ;normal write to allocated sector
236      0001      wrdir   equ      1          ;write to directory sector
237      0002      wrual   equ      2          ;first write to unallocated block
238
239      ;;      skip - skip next instruction.
240      ;
241      ;      Uses HL to perform very short jumps
242      ;
243      skip      macro   n
244      if      ((n)-$) eq 2
245      db      26h      ;;set PC = $+2 (ld h,...)
246      endif
247      if      ((n)-$) eq 3
248      db      21h      ;;set PC = $+3 (ld hl,...)
249      endif
250      endm
251
252      ;;      Dboot - Deblocking Bootstrap.
253      ;
254      ;      Entry: Called prior to Warm Start reload.
255      ;
256      013F'      21 0000"      dboot:  ld      hl,hstbuf      ;initialize host buffer address
257      0142'      22 021A"      ld      (hstdma),hl
258      0145'      21 021C"      ld      hl,dphtab      ;clear internal DPH table of addresses
259      0148'      01 2000"      ld      bc,16*2*256    ;set table length, zero
260      014B'      71          dbt2:  ld      (hl),c      ;clear next byte
261      014C'      23          inc     hl
262      014D'      10 FC      djnz   dbt2      ;if table not clear
263
264      ;;      clract - Clear host buffer active.
265      ;
266      014F'      AF          clract: xor     a

```



```

267      0150' 32 026E'      ld      (hstact),a      ;clear host buffer active
268      0153' C9           ret
269
270      ;;      select - select CP/M disk.
271      ;
272      ;      Entry:  C = CP/M Logical Drive, 0-15.
273      ;                E = 2*n+0 if media identification required
274      ;                E = 2*n+1 if media previously identified
275      ;
276      0154' 79           seldsk: ld      a,c      ;remember disk to seek
277      0155' 32 0205"      ld      (sekdisk),a
278      0158' 06 00      ld      b,0
279      015A' 21 021C"      sel1:  ld      hl,dphstab ;set table of remembered dph's
280      015D' 09           add     hl,bc      ;index by words
281      015E' 09           add     hl,bc
282      015F' CB 43      bit     0,e
283      0161' 28 0A      jr      z,sel2      ;if drive not previously selected
284      0163' 7E           ld      a,(hl)      ;set disk parameter header address in hl
285      0164' 23           inc     hl
286      0165' 66           ld      h,(hl)
287      0166' 6F           ld      l,a
288      0167' B4           or     h
289      0168' 20 19      jr      nz,sel3      ;if previous select succesful
290      016A' 5F           ld      e,a      ;force media identification
291      016B' 18 ED      jr      sel1
292      016D' E5           sel2:  push   hl      ;save dph table address
293      016E' 21 0202"      ld      hl,selcmd+2
294      0171' 71           ld      (hl),c      ;set CP/M Logical drive
295      0172' 2B           dec     hl
296      0173' 2B           dec     hl      ;point to select command
297      0174' 36 FF      ld      (hl),-1      ;set driver select operation
298      0176' CD 02DF"      call   xdr      ;execute driver request
299      0179' EB           ex     de,hl
300      017A' E1           pop     hl
301      017B' 73           ld      (hl),e      ;remember disk parameter header address
302      017C' 23           inc     hl
303      017D' 72           ld      (hl),d
304      017E' EB           ex     de,hl
305      017F' 7D           ld      a,l
306      0180' B4           or     h
307      0181' 28 22      jr      z,sel4      ;if drive not succesfully selected
308      0183' E5           sel3:  push   hl      ;save dph address
309      0184' 01 000A      ld      bc,10      ;set dpb offset in dph
310      0187' 09           add     hl,bc
311      0188' 5E           ld      e,(hl)      ;set disk parameter block address
312      0189' 23           inc     hl
313      018A' 56           ld      d,(hl)
314      018B' EB           ex     de,hl
315      018C' 22 0241"      ld      (dpbadr),hl
316      018F' 0E 03      ld      c,3
317      0191' 09           add     hl,bc
318      0192' 7E           ld      a,(hl)      ;set block shift factor
319      0193' 3C           inc     a      ;form 128 byte records per block
320      0194' 32 021B"      ld      (rpb),a
321      0197' 0E 0C      ld      c,15-3      ;point to end of dpb
322      0199' 09           add     hl,bc

```

```

329          sel4:          ;fall into clear active disk
330
331          ;;          cad - Clear Active Disk.
332          ;
333          01A5' 21 0004          cad:  ld      hl,cdisk          ;get disk that CCP will log in
334          01AB' 3A 0205''          ld      a,(sekdisk)          ;get disk that failed
335          01AB' AE              xor      (hl)
336          01AC' E6 0F          and     not 11110000b          ;clear active user
337          01AE' 20 04          jr      nz,cad1              ;if selected disk is not default disk
338          01B0' 7E              ld      a,(hl)              ;cause CCP to log in A:
339          01B1' E6 F0          and     not 1111b           ;retain active user area
340          01B3' 77              ld      (hl),a
341          01B4' 6C          cad1:  ld      l,h              ;indicate select failure
342          01B5' C9              ret
343
344          ;;          Home - Set Track Zero.
345          ;
346          01B6' 01 0000          home:  ld      bc,0          ;seek track zero
347
348          ;;          Settrk - Set Track.
349          ;
350          ;          Entry: BC = Track number
351          ;
352          01B9' ED 43 0206''          settrk: ld      (sektrk),bc          ;set track to seek
353          01BD' C9              ret
354
355          ;;          Setsec - Set Sector.
356          ;
357          ;          Entry: BC = Sector number
358          ;
359          01BE' ED 43 020C''          setsec: ld      (seksec),bc          ;set sector to seek
360          01C2' C9              ret
361
362          ;;          Setdma - Set Direct Memory Address.
363          ;
364          ;          Entry: BC = DMA address
365          ;
366          01C3' ED 43 020A''          setdma: ld      (sekdma),bc
367          01C7' C9              ret
368
369          ;;          Sectran - Sector Translate.
370          ;
371          ;          Entry: BC = Sector number, 0 <= BC < Sectors per Track
372          ;          DE = Single byte skew table address
373          ;
374          ;          Exit:  HL = BC          if DE = 0
375          ;          L = (DE+BC)          if DE <> 0
376          ;          H = B              which better be zero
377          ;
378          01C8' 69          sectrn: ld      l,c          ;set untranslated sector

```

```

379 01C9' 60          ld      h,b
380 01CA' 7A          ld      a,d
381 01CB' B3          or       e
382 01CC' C6          ret
383 01CD' EB          ex      de,h1      ;if no translate table
384 01CE' 09          add     hl,bc
385 01CF' 6E          ld      l,(hl)     ;single byte translate
386 01D0' 60          ld      h,b
387 01D1' C9          ret
388
389                ;;      Rdwrs - Read or Write Single Density.
390                ;
391 01D2' 3A 02AE'     rdwrs: ld      a,(readop)   ;set read/write operation
392 01D5' 21 0203"     ld      hl,sekcnd        ;set seek request
393 01D8' 18 07                jr      rdwrhs           ;enter read/write dispatcher
394
395                ;;      Readhs - Read Host Sector.
396                ;
397 01DA' 3E 01     readhs: ld      a,l           ;set read operation
398                skip    $+2           ;jump over write entry point
399 01DC' 26                db      26h
400
401                ;;      Wriths - Write Host Sector.
402                ;
403 01DD' AF         wriths: xor     a           ;set write operation
404 01DE' 21 0213"     ld      hl,hstcmd
405
406                ;;      Rdwrhs - Read or Write Host Sector.
407                ;
408                ;      Entry: HL = Physical command request address
409                ;      A = 0 to write
410                ;      A = 1 to read
411                ;
412                ;      Exit:  A = 0, if no errors
413                ;      A = -1, if errors
414                ;      Z = condition of A reg
415                ;
416 01E1' 77         rdwrhs: ld      (hl),a       ;set driver operation
417 01E2' CD 02DF'     call    xdr           ;execute driver read or write
418 01E5' 21 02BE'     ld      hl,erflag     ;merge error flag for directory protection
419 01E8' B6          or      (hl)
420 01E9' 77         ld      (hl),a
421 01EA' C9          ret
422
423                ;;      Read - Read CP/M Sector.
424                ;
425                ;      Entry: Seldsk, Settrk, Setsec, Setdma previously called
426                ;
427                ;      Exit:  A = 0 if no errors
428                ;      A = -1 if errors
429                ;
430 01EB' AF         read:  xor     a           ;clear unalloc processing
431 01EC' 32 0226'     ld      (unacnt),a
432 01EF' 0E 00        ld      c,wrrall      ;inhibit buffer flush after read
433 01F1' 3C          inc     a           ;set read operation
434                skip    $+2

```

```

440      ;
441      ;      Exit:  A = 0 if no errors
442      ;      A = -1 if errors
443      ;      C = Write type
444      ;
445      01F3'  AF      write:  xor      a      ;set write operation
446
447      ;;      Rdwr - Read or Write.
448      ;
449      ;      Entry:  A = 0 to write
450      ;      A = 1 to read
451      ;
452      01F4'  32 02AE' rdwr:  ld      (readop),a  ;set read/write switch
453      01F7'  AF      xor      a      ;reset error flag
454      01FB'  32 02BE' ld      (erflag),a
455      01FB'  2A 020C'' ld      hl,(seksec) ;set seek host sector
456      01FE'  22 0208'' ld      (sekhst),hl
457      0201'  3A 029B' ld      a,(secmsk) ;set sector size
458      0204'  B7      or      a
459      0205'  28 CB   jr      z,rdwrs ;if deblocking not required
460      0207'  F6 00   or      0 ;check track zero single density flag
461      0208'
462      0209'  F2 0212' trkzfl equ  $-1
463      020C'  3A 0206'' jp      p,rdwrl ;if track zero not single density
464      020F'  B7      ld      a,(sektrk) ;set seek track
465      0210'  28 C0   or      a
466      0212'  79      jr      z,rdwrs ;if track 0, read or write without deblocking
467      0213'  32 02BA' rdwrl: ld      a,c ;save write type
468      0216'  FE 02   cp      wrual
469      0218'  20 0B   jr      nz,writ1 ;if not write to unallocated group
470      021A'  3E 00   ld      a,0 ;set records per block
471      021B'
472      021C'  32 0226' rpb   equ  $-1
473      021F'  11 020E'' ld      (unacnt),a ;start counting unallocated writes
474      0222'  CD 02D6' ld      de,unadsk ;set unallocated parameter block address
475      0225'  3E 00   call   cpb ;copy parameter block
476      0226'  unacnt equ  $-1
477      0227'  B7      or      a
478      0228'  28 2E   jr      z,writ4 ;if not processing unallocated group
479      022A'  3D      dec     a
480      022B'  32 0226' ld      (unacnt),a ;update unallocated sectors remaining
481      022E'  21 0205'' ld      hl,sekdsk ;set seek parameters
482      0231'  11 020E'' ld      de,unadsk ;set unallocated parameters
483      0234'  CD 02CC' call   cmp ;compare parameter blocks
484      0237'  20 1B   jr      nz,writ3 ;if not seek to unallocated sector
485      0239'  2A 0211'' ld      hl,(unasec) ;advance unallocated sector
486      023C'  23      inc     hl
487      023D'  22 0211'' ld      (unasec),hl
488      0240'  11 0000  ld      de,0 ;set sectors per track
489      0241'  dpbadr equ  $-2
490      0243'  ED 52   sbc     hl,de

```

```

491 0245' 20 0A          jr      nz,writ2      ;if not end of track
492 0247' 22 0211''    ld      (unasec),h1   ;reset to sector zero
493 024A' 2A 020F''    ld      h1,(unatrck) ;advance unallocated track
494 024D' 23          inc     h1
495 024E' 22 020F''    ld      (unatrck),h1
496 0251' AF          writ2: xor     a          ;mark pre-read not required
497 0252' 18 05          jr      rwooper
498 0254' AF          writ3: xor     a          ;clear unallocated processing
499 0255' 32 0226''    ld      (unacnt),a
500 0258' 3C          writ4: inc     a          ;mark pre-read required
501
502                ;;      Rwooper - Read or Write Operation Proper.
503                ;
504 0259' 32 028B''    rwooper: ld     (rsflag),a ;set pre-read block flag
505 025C' 3A 029B''    ld      a,(secmsk)   ;set shift counter
506 025F' 2A 020C''    ld      h1,(seksec)
507 0262' CB 3C          rwop1: srl     h          ;compute host sector = cpmsec/(2**sekmsk)
508 0264' CB 1D          rr      l
509 0266' CB 3F          srl     a
510 0268' 20 F8          jr      nz,rwop1     ;if shift incomplete
511 026A' 22 0208''    ld      (sekhst),h1 ;set seek host sector
512 026D' F6 00          or      0             ;check host active flag
513 026E'
514 026F' 3E 01          hstact: equ    $-1
515 0271' 32 026E''    ld      (hstact),a   ;host buffer always becoms active
516 0274' 2B 0E          jr      z,rwop2     ;if host buffer was not active
517 0276' 21 0215''    ld      h1,hstdsk    ;set active host buffer identification
518 0279' 11 0205''    ld      de,sekdsk   ;set seek identification
519 027C' CD 02CC''    call   cmp          ;compare seek request with active host sector
520 027F' 28 16          jr      z,rwop3     ;if host buffer contains seek sector
521 0281' CD 02C2''    call   flush        ;flush buffer if previously written
522 0284' 11 0215''    rwop2: ld     de,hstdsk ;set host request block address
523 0287' CD 02D6''    call   cpb         ;copy seek parameter block to host
524 028A' 3E 00          ld      a,0         ;check pre-read required
525 028B'
526 028C' B7          rsflag: equ    $-1
527 028D' C4 01DA''    or      a
528 0290' B7          call   nz,readhs    ;read host sector if preread required
529 0291' C4 014F''    or      a
530 0294' 32 02C3''    call   nz,clract   ;clear host buffer active if read errors
531 0297' 3A 020C''    ld      (hstwrtd),a ;mark buffer not written into
532 029A' E6 00          rwop3: ld     a,(seksec) ;set seek sector
533 029B'                and     0             ;form host buffer index from sector mask
534 029C'                secmsk: equ    $-1
535 029D' 1F          rra
536 029E' 57          ld      d,a         ;multiply index by 128 bytes/sector
537 02A0' 3E 00          ld      a,0
538 02A1' 5F          rra
539 02A2' 2A 021A''    ld      e,a
540 02A5' 19          ld      h1,(hstdma) ;set host buffer address
541 02A6' ED 5B 020A''    add    h1,de        ;form seek buffer address
542 02AA' 01 0080''    ld      de,(sekdma) ;set user transfer address
543 02AD' 3E 00          ld      bc,128      ;set CP/M sector length
544 02AE'                ld      a,0         ;set transfer direction
545 02AF' B7          readop: equ    $-1
546 02B0' 20 05          or      a
                    jr      nz,rwop4     ;if read operation

```

```

552      028A' 0E 00      wrtype equ    $-1      ;set write type
553      028B' FE 01      cp      wrdir
554      028D' 3E 00      ld      a,0      ;set error flag
555      028E'          erflag equ    $-1
556      028F' C0          ret      nz
557      02C0' B7          or      a
558      02C1' C0          ret      nz      ;if errors, do not clobber directory
559
560      ;;      Flush - Flush buffer to disk.
561      ;
562      02C2' 3E 00      flush: ld      a,0      ;check host written flag
563      02C3'          hstwrtrt equ    $-1
564      02C4' B7          or      a
565      02C5' C4 01DD'    call   nz,wrtits   ;if buffer written into, write host sector
566      02C8' 32 02C3'    ld      (hstwrtrt),a ;clear host written flag if no errors
567      02CB' C9          ret
568
569      ;;      Cmp - Compare Paramater Blocks.
570      ;
571      ;      Entry: HL = Parameter block
572      ;      DL = Parameter block
573      ;
574      ;      Exit: Z = Set if parameters identical
575      ;      Z = Clear if parameters different
576      ;
577      02CC' 06 05      cmp:   ld      b,5      ;set length of parameter block
578      02CE' 1A          cmp1:  ld      a,(de)     ;compare next byte
579      02CF' AE          xor      (hl)
580      02D0' C0          ret      nz      ;if parameters different
581      02D1' 13          inc     de
582      02D2' 23          inc     hl
583      02D3' 10 F9      djnz   cmp1      ;if more bytes
584      02D5' C9          ret
585
586      ;;      Cpb - Copy Parameter Block.
587      ;
588      ;      Entry: DE = Address of Unallocated or Host parameter block
589      ;
590      ;      Exit: Seek parameter block copied into block at DE
591      ;
592      02D6' 21 0205"    cpb:   ld      hl,sekdsk  ;set source parameters
593      02D9' 01 0005      ld      bc,5        ;set block length
594      02DC' ED B0          ldir
595      02DE' C9          ret      ;copy parameter block
596
597      ;;      Xdr - Execute Driver Request.
598      ;
599      ;      Entry: HL = pointer to Physical Driver Request Block
600      ;
601      ;      Exit: Physical Driver exit condition are maintained if
602      ;      no errors or user did not request warm start.

```

```

603
604 02DF' 22 02EA'      ; xdr: ld (xdra),hl ;save request for retrys
605 02E2' 2A 02EA'      xdr1: ld hl,(xdra) ;restore request address
606 02E5' CD F02A      call Xqdvrc ;execute physical driver
607 02E8' 47          ld b,a ;save read/write error status
608 02E9' 3A 02EA'      ld a,(xdra) ;get driver operation
609 02EA'          xdra equ $-2
610 02EC' 4F          ld c,a ;set message index
611 02ED' 3C          inc a
612 02EE' 20 05        jr nz,xdr2 ;if not select request
613 02F0' B5          or l
614 02F1' B4          or h
615 02F2' C0          ret nz ;if dph address returned by driver
616 02F3' 18 03        jr xdr3
617 02F5' 78          xdr2: ld a,b ;set read/write error status
618 02F6' B7          or a
619 02F7' C8          ret z ;if no read/write errors
620 02F8' 2A 02EA'      xdr3: ld hl,(xdra) ;put drive name in message
621 02FB' 23          inc hl
622 02FC' 23          inc hl
623 02FD' 7E          ld a,(hl)
624 02FE' C6 41        add a,'A'
625 0300' 32 0330'      ld (xdrb),a
626 0303' 0C          inc c
627 0304' 20 0C        jr nz,xdr4 ;if not select request
628 0306' CD 0375'      call pmsgi
629 0309' 53 65 6C 65 db 'Select',0
630 030D' 63 74 00
631 0310' 18 16        jr xdr6
632 0312' 0D          xdr4: dec c
633 0313' 20 0B        jr nz,xdr5 ;if not write request
634 0315' CD 0375'      call pmsgi
635 0318' 57 72 69 74 db 'Write',0
636 031C' 65 00
637 031E' 18 08        jr xdr6
638 0320' CD 0375'      xdr5: call pmsgi ;must be read request
639 0323' 52 65 61 64 db 'Read',0
640 0327' 00
641 0328' CD 0115'      xdr6: call pmsg
642 032B' 20 45 72 72 db 'Err '
643 032F' 20
644 0330' 64 3A 20      xdrb: db 'd: '
645 0333' 41 28 63 63 db 'A(cept), '
646 0337' 65 70 74 29
647 033B' 2C 20
648 033D' 49 28 67 6E db 'I(gnore), '
649 0341' 6F 72 65 29
650 0345' 2C 20
651 0347' 52 28 65 74 db 'R(etry) '
652 034B' 72 79 29 20
653 034F' 00          db 0
654 0350' CD 0009'      call bconin ;read character from console
655 0353' F5          push af
656 0354' CD 0115'      call pmsg
657 0357' 0D          db cr
658 035B' 521B        dw dellin

```

```

663      035F'   E6 5F          and    5fh          ;ignore parity, case
664      0361'   FE 03          cp      3
665      0363'   28 0A          jr      z,xdr7      ;if warm start requested
666      0365'   D6 49          sub     'I'
667      0367'   C8             ret     z           ;if user ignored error, don't tell BDOS
668      0368'   D6 F8          sub     'A'-'I'
669      036A'   C2 02E2'      jp      nz,xdr1     ;retry request
670      036D'   2F             cpl
671      036E'   C9             ret
672
673      036F'   CD 01A5'      xdr7:  call    cad          ;clear active disk
674      0372'   C3 0003'      jp      bwboot
675
676      0375'   CD 0115'      pmsgi: call    pmsg
677      0378'   0D 0A          db      cr,lf
678      037A'   451B          dw      inslin
679      037C'   00             db      0
680      037D'   C3 0115'      jp      pmsg
681
682      subttl  Deblocker Storage Area
683      page

```


684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731

0000
 0380'

0000"

```

reserve macro s,n
s equ $+.
aset .+n
endm
aset 0
dseg

;; Host Sector Deblocking Buffer.
;
reserve hstbuf,512

;; Physical Driver Select Command.
;
reserve selcmd,3 ;select command, unit, drive

;; Seek Sector Parameter Block.
;
reserve sekcmd,1 ;kindly
reserve sekunt,1 ; leave
reserve sekdisk,1 ; these
reserve sektrk,2 ; bytes
reserve sekfst,2 ; alone
reserve sekdma,2
reserve seksec,2

;; Unallocated Sector Parameter Block.
;
reserve unadsk,1 ;kindly
reserve unatr,2 ; leave
reserve unasec,2 ; these

;; Host Sector Parameter Block.
;
reserve hstcmd,1 ;kindly
reserve hstunt,1 ; leave
reserve hstdsk,1 ; these
reserve hsttrk,2 ; bytes
reserve hstsec,2 ; alone
reserve hstdma,2

;; Disk Parameter Header Addresses.
;
reserve dphtab,('P'-'A'+1)*2

cseg

end
    
```

Symbols:

023C	.	0009	BCONIN	000C	BCONOT
0006	BCONST	0E00	BDOSLN	0018	BHOME
0000	BIOS	000F	BPRINT	002D	BPRNLS
0012	BPUNCH	0027	BREAD	0015	BREADR
0030	BSCTRN	001B	BSELD	0024	BSETD
0021	BSETS	001E	BSETT	0003	BWBOOT
002A	BWRIT	01A5	CAD	01B4	CAD1
00F1	CBOOT	0800	CCPLEN	0004	CDISK
014F	CLRACT	02CC	CMP	02CE	CMP1
F04E	CONIN	F051	CONOUT	F04B	CONST
02D6	CPB	000D	CR	013F	DBOOT
014B	DBT2	521B	DELLIN	013B	DMABAS
0241	DPBADR	021C	DPHTAB	02BE	ERFLAG
001B	ESC	02C2	FLUSH	01B6	HOME
026E	HSTACT	0000	HSTBUF	0213	HSTCMD
021A	HSTDMA	0215	HSTDSK	0218	HSTSEC
0216	HSTTRK	0214	HSTUNT	02C3	HSTWRT
0033	INITIO	451B	INSLIN	000A	LF
F054	LIST	F057	LISTST	0121	MLS
0130	MLS1	0132	MLS2	F000	MONITR
002C	NSECTS	0115	PMSG	0375	PMSGI
F060	PUNCH	01F4	RDWR	0212	RDWR1
01E1	RDWRHS	01D2	RDWRS	01EB	READ
F05D	READER	01DA	READHS	02AE	READOP
0062	REV	021B	RPB	02BB	RSFLAG
0262	RWOP1	0284	RWOP2	0297	RWOP3
02B7	RWOP4	0259	RWOPER	0000	SECCNT
029B	SECMSK	01CB	SECTRN	0203	SEKCMD
020A	SEKDMA	0205	SEKDSK	020B	SEKHST
020C	SEKSEC	0206	SEKTRK	0204	SEKUNT
015A	SEL1	016D	SEL2	01B3	SEL3
01A5	SEL4	0200	SELCMD	0154	SELDSK
01C3	SETDMA	01BE	SETSEC	01B9	SETTRK
00DC	SPT	0133	TRANSZ	0208	TRKZFL
0226	UNACNT	020E	UNADSK	0211	UNASEC
020F	UNATRK	000B	UP	0069	WBOOT
00B0	WBT1	00B6	WBT2	00D8	WBT3
00E6	WBT4	0034	WBT5	0050	WBTCOM
005B	WBTERR	0000	WRALL	0001	WRDIR
0225	WRIT1	0251	WRIT2	0254	WRIT3
025B	WRIT4	01F3	WRITE	01DD	WRITHS
02BA	WRTYPE	0002	WRUAL	02DF	XDR
02E2	XDR1	02F5	XDR2	02FB	XDR3
0312	XDR4	0320	XDR5	032B	XDR6
036F	XDR7	02EA	XDR7	0330	XDR8
0122	XLATE	F02A	XQDVR		

No Fatal error(s)

	706	709	709#	709	713	713#	713	714	714#	714	715	715#
	715	719	719#	719	720	720#	720	721	721#	721	722	722#
	722	723	723#	723	724	724#	724	728	728#	728		
BCONIN	14#	65	654									
BCONOT	15#	167										
BCONST	13#											
BDOSLN	37#	40	46	55	71							
BHOME	20#											
BIOS	10#	46	55	71	115							
BPRINT	16#											
BPRINTS	28#											
BPUNCH	17#											
BREAD	25#											
BREADR	18#											
BSCTRN	29#											
BSELD	21#	73										
BSETD	24#	118										
BSETS	23#	113										
BSETT	22#	108										
BWBOOT	11#	52	674									
BWRIT	26#											
CAD	333#	673										
CAD1	337	341#										
CBOOT	10	146#										
CCPLEN	38#	40	55	71								
CDISK	39#	54	231#	333								
CLRACT	266#	529										
CMP	483	519	577#									
CMP1	578#	583										
CONIN	14	203#										
CONOUT	15	204#										
CONST	13	202#										
CPB	474	523	592#									
CR	222#	657	677									
DBOOT	67	256#										
DBT2	260#	262										
DELLIN	226#	658										
DMABAS	72	134	138	192#								
DPBADR	315	489#										
DPHTAB	258	279	728#									
ERFLAG	418	454	555#									
ESC	223#	225	226									
FLUSH	521	562#										
HOME	20	346#										
HSTACT	267	513#	515									
HSTBUF	256	695#										

INITIO	31#	678																		
INSLIN	225#	677																		
LF	220#	677																		
LIST	16	205#																		
LISTST	28	206#																		
MLS	82	111	172#																	
MLS1	180	183#																		
MLS2	176	185#																		
MONITR	200#	202	203	204	205	206	207	208												
NSECTS	40#	69																		
PMSG	61	146	160#	168	641	656	676	680												
PMSGI	628	634	638	676#																
PUNCH	17	208#																		
RDWR	452#																			
RDWR1	462	466#																		
RDWRHS	393	416#																		
RDWRS	391#	459	465																	
READ	25	119	430#																	
READER	18	207#																		
READHS	397#	527																		
READOP	391	452	544#																	
RESERVE	685#	694	698	702	703	704	705	706	707	708	712	713								
	714	718	719	720	721	722	723	727												
REV	41#	152																		
RPB	320	471#																		
RSFLAG	504	525#																		
RWOP1	507#	510																		
RWOP2	516	522#																		
RWOP3	520	531#																		
RWOP4	546	550#																		
RWOPER	497	504#																		
SECCNT	70	123#	125																	
SECMSK	326	457	505	533#																
SECTRN	29	378#																		
SEKCMD	392	703#																		
SEKDMA	366	541	708#																	
SEKDSK	277	334	481	518	592	705#														
SEKHST	456	511	707#																	
SEKSEC	359	455	506	531	709#															
SEKTRK	352	463	706#																	
SEKUNT	704#																			
SEL1	279#	291																		

SEL4	307	329#			
SELCMD	293	699#			
SELDSK	21	276#			
SETDMA	24	366#			
SETSEC	23	359#			
SETTRK	22	352#			
SKIP	243#	398	434		
SPT	92	131#	178		
TRANSZ	84	186#			
TRKZFL	324	461#			
UNACNT	431	472	476#	480	499
UNADSK	473	482	713#		
UNASEC	485	487	492	715#	
UNATRK	493	495	714#		
UP	221#	659			
WBOOT	11	66#			
WBT1	101	104	106#	142	
WBT2	110#	132			
WBT3	117	127#			
WBT4	136#	137			
WBT5	45#	126			
WBTCOM	56#	58			
WBTErr	48	61#	76	121	
WRALL	235#	432			
WRDIR	236#	553			
WRIT1	469	475#			
WRIT2	491	496#			
WRIT3	484	498#			
WRIT4	478	500#			
WRITE	26	445#			
WRITHS	403#	565			
WRTYPE	467	552#			
WRUAL	237#	468			
XDR	298	417	604#		
XDR1	605#	669			
XDR2	612	617#			
XDR3	616	620#			
XDR4	627	632#			
XDR5	633	638#			
XDR6	631	637	641#		
XDR7	665	673#			
XDRA	604	605	608	609#	620
XDRB	625	644#			
XLATE	79	173#			
XQDVR	230#	606			

Notes

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

```

Banked Physical Driver
Copyright (C) 1982, Balcones Computer Corporation
Transferred to Public Domain - (PD) 1983

After executing this program by entering BANK x:(where x is any valid
CP/M disk drive A-P). The BANK program will load a physical disk
driver into memory. This physical driver is executed when drive x: is
accessed by CP/M. This particular disk driver will map normal CP/M
files onto the address space of the alternate memory bank
(bank 0) in the 820-II.

This utility demonstrates the flexibility of the logical to
physical disk mapping in the 820-II. The BANK program
moves the physical disk driver up to high memory.
It then updates the entry for drive x: in the logical to physical
disk drive mapping table telling the system to use physical
disk driver #3 when CP/M requests service from drive x:.

The execution address of the BANK driver is then placed in
entry #3 of the physical disk driver address table.

If BANK is executed by entering: A>BANK P:
Then doing a A>DIR P: would display the following directory:
BOOT .ROM : OPTION .ROM : SCREEN .MEM : EXPAND .RAM

Entering: A>STAT P:*. * will display the following:

      Recs  Bytes  Ext Acc
      64    12k    1 R/O P:BOOT.ROM
      256   32k    1 R/W P:EXPAND.RAM
       16    2k    1 R/W P:OPTION.ROM
       24    4k    1 R/W P:SCREEN.MEM
Bytes Remaining On P: 0k

The files map to the following memory addresses in bank 0:

BOOT.ROM      0000h-2fffh
EXPAND.RAM    4000h-bfffh
OPTION.ROM    17ffh-1ffffh
SCREEN.MEM    3000h-3bfffh

The BANK program can also be a very useful tool in that after
it has been executed a high level language program can access
items in the alternate memory bank as disk files on drive x:

Of particular interest is the file SCREEN.MEM, notice that it
is 24 records long. Each record (128 bytes) corresponds to a
line on the CRT (only the first 80 bytes of each record are in
the display window). The first record of the file corresponds
to the first line of the CRT only if the CRT has not been

```

57 ;
58 ; permitted to scroll since the last clear screen command was sent
59 ; to it.
60 ;
61 Subttl Constants & Program Mover
page


```

82
83
84 F000      Monitr  equ    0f000h      ;Base address of resident monitor
85 F033      Xcrtmv  equ    monitr+33h     ;Crt <-> Ram Move LDIR Simulator
86 F036      Xgets1  equ    monitr+36h     ;Get driver select table address to hl
87
88 FF3C      Bavail  equ    0ff3ch      ;Pointer to beginning of available memory
89 FF3E      Eavail  equ    0ff3eh      ;Pointer to end of available memory
90
91          bdos    equ    5
92          dfcb   equ    5ch
93
94 FA80      drvadr  equ    0fa80h      ;address for Bank driver
95 0000      stack  equ    0
96
97          .z80
98
99          Aseg   equ    100h
100         Org    jr      loadit
101
102         db      'Copyright (C) 1982 Balcones Computer Corporation'
103
104         db      'Transferred to Public Domain - (PD) 1983',26
105
106
107
108         req822 ;see if machine is 820-II
109         ld     a,(dfcb)
110         or     a
111         jr     z,bnkusg
112         push  af
113         call  ckspac ;see if room for driver
114         pop   af
115         dec  a
116         ld   c,a

```

```

122      0177      ED 80      ldir      h,0
123      0179      26 00      ld        ;indicate register return
124      017B      CD F036    call      XGets1      ;get select table address
125      017E      C1          pop       bc
126      017F      E5          push      h1
127      0180      09          add       h1,bc
128      0181      09          add       h1,bc
129      0182      36 03      ld        (h1),3
130      0184      23          inc       h1
131      0185      36 00      ld        (h1),0
132      0187      E1          pop       h1
133      0188      11 0026    ld        de,2*16+3*2
134      018B      19          add       h1,de
135      018C      D1          pop       de
136      018D      73          ld        (h1),e
137      018E      23          inc       h1
138      018F      72          ld        (h1),d
139      0190      0E 0D      ld        c,13
140      0192      C3 0005    jp        bdos
141
142      0195      11 019D    bnkmsg: ld        de,bnkmsg
143      0198      0E 09      ld        c,9
144      019A      C3 0005    jp        bdos
145
146      019D      55 73 61 67 bnkmsg: db        'Usage: BANK x:$'
147      01A1      65 3A 20 42
148      01A5      41 4E 4B 20
149      01A9      78 3A 24
150
151      01AC      ds        200h-103h-($-loadit),-1
152      0259
153      driver: .phase Drvadr
154
155      Subttl Bank Driver
156      page

```

157					
158					
159	FAB0	7E	banked: ld	a,(hl)	;get driver op
160	FAB1	4F	ld	c,a	
161	FAB2	23	inc	hl	
162	FAB3	3C	inc	a	
163	FAB4	28 51	jr	z,selbnk	;if select op
164	FAB6	23	inc	hl	
165	FAB7	23	inc	hl	
166	FAB8	56	ld	d,(hl)	;set track
167	FAB9	23	inc	hl	
168	FABA	23	inc	hl	
169	FABB	7E	ld	a,(hl)	;set sector
170	FABC	0F	rrca		
171	FABD	5F	ld	e,a	
172	FABE	23	inc	hl	
173	FABF	23	inc	hl	
174	FA90	7E	ld	a,(hl)	;set transfer address
175	FA91	23	inc	hl	
176	FA92	66	ld	h,(hl)	
177	FA93	6F	ld	l,a	
178	FA94	06 00	ld	b,0	;preset crtldir op
179	FA96	7C	ld	a,h	
180	FA97	FE C0	cp	0c0h	
181	FA99	30 01	jr	nc,bank1	;if transfer outside banked area
182	FA9B	05	dec	b	;set ram->crt
183	FA9C	79	bank1: ld	a,c	;set read/write op
184	FA9D	B7	or	a	
185	FA9E	28 02	jr	z,bank2	;if write
186	FAA0	06 01	ld	b,1	;set crt->ram
187	FAA2	C5	bank2: push	bc	;save direction op
188	FAA3	B2	or	d	;check directory track
189	FAA4	FA FACB	jp	m,bank6	;if directory operation
190	FAA7	FE 30	cp	030h	
191	FAA9	79	ld	a,c	;set read/write switch
192	FAAA	01 00B0	ld	bc,128	
193	FAAD	38 05	jr	c,bank3	;if not within screen memory
194	FAAF	B7	or	a	
195	FAB0	20 05	jr	nz,bank4	;if read
196	FAB2	0E 50	ld	c,80	;only write one line
197	FAB4	B7	bank3: or	a	;test read/write
198	FAB5	28 01	jr	z,bank5	;if write
199	FAB7	EB	bank4: ex	de,hl	;set read
200	FAB8	F1	bank5: pop	af	;get mover op to A
201	FAB9	ED 73 FAC4	ld	(stksav),sp	;use high stack
202	FABD	31 0000	ld	sp,stack	
203	FAC0	CD F033	call	Xcrtmv	;move it to/from crt bank
204	FAC3	31 0000	ld	sp,0	
205	FAC4		stksav equ	\$-2	
206	FAC6	AF	xor	a	;always succeeds
207	FAC7	C9	ret		
208	FAC8	11 FADB	bank6: ld	de,Direct	;set directory address
209	FACB	0D	dec	c	
210	FACC	20 01	jr	nz,bank7	;if directory write
211	FACE	EB	ex	de,hl	

217
218 FAD7 21 FB5B
219 FADA C9
220
221
222

selbnk: ld hl,dph
ret
Subttl Directory Sector, Dpb & Dph
page

Appendix I

223							
224							
225	FADB	00		Direct:	db	0	
226	FADC	42 4F 4F 54			dc	'BOOT R'	
227	FAE0	20 20 20 20					
228	FAE4	D2					
229	FAE5	4F 4D			db	'OM'	
230	FAE7	00 00 00 40			db	00,00,00,64	
231	FAEB	01 02 03 04			db	01,02,03,04	;Bank 0 Memory locations 0000h-1fffh
232	FAEF	05 06 00 00			db	05,06,00,00	; 2000h-2ffffh
233	FAF3	00 00 00 00			db	00,00,00,00	
234	FAF7	00 00 00 00			db	00,00,00,00	
235							
236	FAFB	00			db	0	
237	FAFC	4F 50 54 49			db	'OPTION ROM'	
238	FB00	4F 4E 20 20					
239	FB04	52 4F 4D					
240	FB07	00 00 00 10			db	00,00,00,16	;Bank 0 Memory locations 17fffh-1ffffh
241	FB0B	04 00 00 00			db	04,00,00,00	
242	FB0F	00 00 00 00			db	00,00,00,00	
243	FB13	00 00 00 00			db	00,00,00,00	
244	FB17	00 00 00 00			db	00,00,00,00	
245							
246	FB1B	00			db	0	
247	FB1C	53 43 52 45			db	'SCREEN MEM'	
248	FB20	45 4E 20 20					
249	FB24	4D 45 4D					
250	FB27	00 00 00 18			db	0,0,0,24	
251	FB2B	07 08 00 00			db	07,08,00,00	;Bank 0, Memory locations 3000h-3bfffh
252	FB2F	00 00 00 00			db	00,00,00,00	
253	FB33	00 00 00 00			db	00,00,00,00	
254	FB37	00 00 00 00			db	00,00,00,00	
255							
256	FB3B	00			db	0	
257	FB3C	45 58 50 41			db	'EXPAND RAM'	
258	FB40	4E 44 20 20					
259	FB44	52 41 4D					
260	FB47	01 00 00 80			db	01,00,00,80h	
261	FB4B	09 0A 0B 0C			db	09,10,11,12	;Bank 0, Memory locations 4000h-5ffffh
262	FB4F	0D 0E 0F 10			db	13,14,15,16	; 6000h-7ffffh
263	FB53	11 12 13 14			db	17,18,19,20	; 8000h-9ffffh
264	FB57	15 16 17 18			db	21,22,23,24	; a000h-bffffh
265							
266	FB5B	0000 0000	dph:	dw		0,0,0,0	
267	FB5F	0000 0000					
268	FB63	FB7F FB6B		dw		dirbuf,dpb	
269	FB67	0000 FB7B		dw		0,alloc	
270							
271	FB6B	0002	dpb:	dw		2	;spt
272	FB6D	04 0F 01		db		4,15,1	;blkshf, blkmsk, nullmsk
273	FB70	0018 0003		dw		24,3,128,0,-8	;dsw,dirm,alloc01,chktsiz,trk off
274	FB74	0080 0000					
275	FB78	FFF8					
276	FB7A	00		db		0	;128 byte sectors
277							

278 FB7B
279 FB7F
280
281
282 017F
283
284
285

alloc: ds 4 ;allocation vector
dirbuf: ds 128 ;directory buffer
dephase
drvlen equ \$-driver
Subttl System Identification
page

```

286
287
288
289      ;;      Verify The machine this program is being run by Murphy or
290      ;      a Xerox 820-II.
291      ;
292      Req822: ld      a,(monitr)      ;make certain system is an 820-II
293             cp      0c3h           ;should be a jump instruction if 820
294             jr      nz,notii      ;if not give error message
295             ld      hl,(monitr+1)  ;follow reload monitor jump
296             ld      a,(hl)
297             cp      0f3h
298             jr      nz,notii      ;if interrupts not disabled
299             inc     hl
300             ld      a,(hl)
301             cp      0dbh
302             ret     z
303      Notii: pop     hl              ;pitch return address
304             ld      de,msg
305      pmsg:  ld      c,9
306             call   bdos
307             jp      0
308
309      ;;      The pointer at Bavail points to the start of free memory, Eavail
310      ;      points to the end of free memory. This test verifies that there
311      ;      is enough space for this program to fit in this un-allocated memory
312      ;      space. If so the Eavail pointer is updated to the start of the driver -1.
313      ;      If not an error message is sent to the console.
314      ;
315      Ckspac: ld     de,(bavail)     ;get pointer to start of free address space
316             ld     hl,drvadr      ;start of driver
317             or     a
318             sbc   hl,de
319             jr    c,nroom         ;if drvadr < bavail then no space
320             ld    hl,(eavail)    ;get pointer to end of available space
321             ld    de,drvadr+drvlen
322             sbc   hl,de
323             jr    c,nroom         ;if driver end > end of eavail then no space
324             ld    hl,drvadr      ;else update end pointer
325             ld    (eavail),hl
326             ret
327      nroom:  ld     de,nospace
328             jr     pmsg
329
330      Nspace: db     'Free memory space in use.$'
331
332
333
334
335
336
337      Msg:   db     'This program requires a Xerox 820-II Information Processor.$'
338
339
340

```

347	045C	6F 72 6D 61
348	0460	74 69 6F 6E
349	0464	20 50 72 6F
350	0468	63 65 73 73
351	046C	6F 72 2E 24
352		
353		
354		

Subttl Symbol Table
end

Symbol Table

Macros:

Symbols:

FB7B	ALLOC	FA9C	BANK1	FAA2	BANK2
FAB4	BANK3	FAB7	BANK4	FAB8	BANK5
FAC8	BANK6	FACF	BANK7	FA80	BANKED
FF3C	BAVAIL	0005	BDOS	019D	BNKMSG
0195	BNKUSG	03F8	CKSPAC	005C	DFCB
FB7F	DIRBUF	FADB	DIRECT	FB6B	DPB
FB5B	DPH	0259	DRIVER	FA80	DRVADR
017F	DRVLEN	FF3E	EAVAIL	015C	LOADIT
F000	MONITR	0434	MSG	03EC	NOTII
0415	NROOM	041A	NSPACE	03F0	PMSG
03DB	REQ822	FAD7	SELBNK	0000	STACK
FAC4	STKSAV	F033	XCRTMV	F036	XGETSL

No Fatal error(s)

BANKED	118	159#			
BAVAIL	68#	314			
BDOS	71#	140	144	305	
BNKMSG	142	146#			
BNKUSG	111	142#			
CKSPAC	113	314#			
DFCB	72#	109			
DIRBUF	268	279#			
DIRECT	208	225#			
DPB	268	271#			
DPH	218	266#			
DRIVER	117	152#	282		
DRVADR	74#	153	315	320	323
DRVLEN	121	282#	320		
EAVAIL	69#	319	324		
LOADIT	81	108#	151		
MONITR	64#	65	66	291	294
MSG	303	337#			
NOTII	293	297	302#		
NROOM	318	322	326#		
NSPACE	326	329#			
PMSG	304#	327			
REQB22	108	291#			
SELBNK	163	218#			
STACK	75#	202			
STKSAV	201	205#			
XCRTMV	65#	203			
XGETSL	66#	124			

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

000D

```
Title      Position encoded keyboard handler
:
: Position encoded keyboard handler for the 820-II & 16/8
: professional computer.
:
: Copyright 1983 (C) XEROX Corporation
:
:
: This is the stand alone rom addition to the Xerox
: 820-II monitor. It is called once during monitor restart
: and at that time patches the monitor in ram to
: call the modified k/b,crt,Screenprint and printer
: routines. It then moves in its own SIGNON overlay
: and jumps into it.
:
: This SIGNON in addition to selecting the disk driver also
: moves into ram (in the spare driver area) translation
: tables and code for k/b and printer routines (crt is run
: out of rom).
:
: There is also a RX BOOT overlay which is selected instead
: of the Xerox one. This loads the national translation
: tables from disk and then calls the Xerox BOOT.
:
:
: .z80
:
: ver      defl      013
:
: subttl   Xerox ROM dependant equates
: page
```

```

37 1800 rx1984 equ 1800h ;start of rx1984
38 0800 romsiz equ 800h ;size of eprom
39 F000 monitr equ 0f000h ;start of monitor ad jump table
40 F1EC savstk equ x'f1ec' ;stack save address
41 FF10 ctvcvc equ x'ff10' ;counter timer interrupt vector
42 FF18 sysvec equ 0ff18h ;vector page
43 FF1A kbvec equ sysvec+2 ;keyboard vector
44 FC5D tca equ 0fc5dh ;start of 4.02 transient command area
45 0002 boff1 equ ('A'-'e')*2 ;A command vector in command table
46 0018 boff2 equ ('L'-'e')*2 ;l command vector in command table
47 0019 sioff equ 19h ;sioout vector in monitor table
48 000A kboff equ 0ah ;offset in k/b int service for patch
49 0010 fcrtof equ 10h ;fast crt out vector in monitor table
50 0012 crtcall equ 12h ;offset in crt driver for patch
51 F006 const equ monitr+6
52 F009 conin equ monitr+9
53 F003 warm equ monitr+3
54 F018 select equ monitr+1bh
55 F01E home equ monitr+1eh
56 F024 read equ monitr+24h
57 F03C config equ monitr+x'3c' ;monitor configure routine
58 F03F siordy equ monitr+x'3f' ;sio channel b output ready status
59 F066 idle equ monitr+x'66' ;idle while i/o pending
60 F06C mntrex equ monitr+x'6c' ;monitor jump table expansion area
61 F06C kybdlp equ monitr+x'6c' ;low profile keyboard entry address
62 F06F key2 equ monitr+x'6f' ;keyboard xlat char entry address
63 F072 key5 equ monitr+x'72' ;keyboard without xlat char entry address
64 F075 pnext equ monitr+x'75' ;print message after call
65 F078 prboff equ monitr+x'78' ;prompt boot entry
66 0182 crt1 equ 0182h
67 0196 crt2 equ 0196h
68 01DD grpap equ 1ddh ;address of set graphics attribute
69 1078 xrsign equ 1078h ;address of xr signon overlay
70 0060 sigoff equ 60h ;offset of ver value in signon
71 11C0 xrboot equ 11c0h ;boot o/l address
72 F167 mkey2 equ x'f167' ;keyboard handler entry address
73 F18F mkey5 equ x'f18f' ;return from keyboard and timer interrupt add
74 F22F sprnt1 equ 0f22fh ;patch address for screen print
75 F232 sprnt2 equ 0f232h ;return address from RX screenprint code
76 F293 crt0ff equ x'f293' ;switch to ram side
77 F339 prvatt equ 0f339h ;contains address of current set attribute
78 FA62 prompt equ 0fa62h ;4.02 PROMPT
79 FA95 mprmt0 equ x'fa95' ;4.01 PRMTO
80 FC3D mpnext equ x'fc3d' ;4.01 PNEXT
81
82 ; Data Addresses
83
84 ED80 bootbf equ 0ed80h
85 F0E3 mask equ 0f0e3h
86 F091 confg equ 0f091h

```

```

87      F20E      spact equ x'f20e'
88      F319      gold equ 0f319h
89      F360      seltab equ 0f360h
90      F470      fivdpp equ 0f470h
91      F708      rigdpp equ 0f708h
92      F800      tabled equ 0f800h      ;space for rx code
93      FA11      phytrk equ 0fa11h
94      FF3C      availb equ x'ff3c'      ;bottom available ram memory
95      FF50      intstk equ x'ff50'      ;tempory stack address
96      FF54      steprt equ 0ff54h
97      FF5C      linbuf equ 0ff5ch
98      FFAC      cursor equ 0ffach
99      FFB2      leadin equ 0ffb2h
100     FFB3      attrib equ 0ffb3h      ;address of attributes enabled flag
101     FFB4      chrsav equ 0ffb4h
102
103     ;
104     ;
105     001D      sysctl equ 1dh      ; Port addresses
106     001C      syspio equ 1ch
107     0005      siodpp equ 05h
108     0010      wd1797 equ 10h
109     001E      kbdatt equ 1eh
110     0019      ctctl equ x'19'      ;ctctl port address
111
112     ;
113     ;
114     0081      encntr equ x'81'      ;enable ctc command
115     0001      stcntr equ x'01'      ;stop ctc command
116     0000      rev0 equ x'00'      ;4.00 Revision Level
117     0001      rev1 equ x'01'      ;4.01 Revision Level
118     0064      rev50 equ 5*100-400 ;5.00 Revision level
119     003C      cnfgoff equ x'3c'      ;monitor configuration offset
120     0006      cnfbyte equ x'06'      ;configuration subroutine byte offset
121     0008      kb1p equ x'08'      ;configuration bit id for LPKYBD
122     0008      romofs equ x'08'      ;PROMPT offset between 4.02 & 4.01 monitor
123     0001      lpkofs equ x'01'      ;additional sector required for table storage
124     007B      upper equ 'z'+1      ;upper limit for alpha test
125     0061      lower equ 'a'      ;lower limit for alpha test
126     0020      upascii equ 'a'-'A'   ;set to upper case ASCII mask
127     0000      zero equ 0      ;zero
128     00FF      setflg equ x'ff'      ;set flag
129
130     ;
131     ;
132     0004      c.five equ 04
133     0006      c.sasi equ 06
134     0001      o.term equ 0001h
135     0300      sasidl equ 300h
136
137     ;
138     ;
139     001D      rtab1 equ 29      ;rigid disk tables sector 1
140     001E      rtab2 equ 30      ; " " " " 2
141     0004      ftab1 equ 04      ;floppy " " " 1
142     0005      ftab2 equ 05      ; " " " " 2

```

```
148 0004  
149 001A  
150 001B  
151 0004  
152 000D  
153 000A  
154  
155  
156
```

```
kbrdtb equ 04 ;offset of k/b tables in first sector  
clr$ equ 1ah ;clear screen  
esc equ 1bh ;escape key  
eot equ 04h ;end of text  
cr equ 0dh ;carriage return  
lf equ 0ah ;line feed
```

```
subttl RX1984 Restart  
page
```

```

RX1984 Restart
157
158
159 0000'
160
161
162
163
164
165
166
167
168
169
170
171 1800 C5
172 1801 D5
173 1802 E5
174 1803 21 0000
175 1806 CD F03C
176 1809 7C
177 180A FE 00
178 180C CA 187E
179 180F FE 64
180 1811 D2 187E
181 1814 21 181A
182 1817 FE 01
183 1819 28 03
184 181B 21 1829
185 181E 11 F06C
186 1821 01 000F
187 1824 F5
188 1825 ED 80
189 1827 DD 2A F03D
190 1828 DD 7E 06
191 182E F6 08
192 1830 DD 77 06
193 1833 F1
194
195
196
197 1834 DD E1
198 1836 DD E5
199 1838 DD 36 02 3D'
200 183C DD 36 03 06'
201 1840 DD 36 18 3D'
202 1844 DD 36 19 06'
203 1848 FE 01
204 184A 28 10
205 184C DD 36 02 45'
206 1850 DD 36 03 06'
207 1854 DD 36 18 45'
208 1858 DD 36 19 06'
209
210
211

```

```

start:
.phase rx1984

::
RX1984
:
Entry here from Xerox monitor before entering SIGNON.
:
:
Input:-
:
:   hl - cmdtab
:   de - seltab
:   bc - cloc
:
:
:
push   bc
push   de
push   hl
ld     hl,0
call   config           ;get monitor configuration
ld     a,h
cp     rev0
jp     z,noload        ;skip if below 4.01
cp     rev50
jp     nc,noload       ;skip if 5.00 or above
ld     hl,rvtbl        ;4.01 spring board table
cp     rev1
jr     z,tbxfer        ;skip if 4.01
ld     hl,rvtbl        ;4.02+ spring board table
:
tbxfer: ld     de,mntrex
:
:   ld     bc,jtblsz
:   push  af           ;save monitor level
:   ldir                    ;append monitor table with lpkybd jmp vectors
:   ld     ix,(monitr+cnfgoff+1) ;set address at monitor config:
:   ld     a,(ix+cnfbyte)
:   or     kblp        ;set low profile bit flag
:   ld     (ix+cnfbyte),a
:   pop   af           ;recover monitor level
:
:
::
Alter BOOT commnd vectors
:
pop     ix             ;cmdtab address
push   ix
ld     (ix+bofff1),low rxboot      ;assume 4.01 monitor
ld     (ix+bofff1+1),high rxboot
ld     (ix+bofff2),low rxboot
ld     (ix+bofff2+1),high rxboot
cp     rev1           ;monitor check
jr     z,soout        ;skip if 4.01 monitor
ld     (ix+bofff1),low (rxboot+romofs) ;4.02+ monitor boot over addr
ld     (ix+bofff1+1),high (rxboot+romofs)
ld     (ix+bofff2),low (rxboot+romofs)
ld     (ix+bofff2+1),high (rxboot+romofs)
:
:
Alter keyboard interrupt service
:

```

```

216
217
218
219      186C  E1
220      186D  D1
221      186E  C1
222      186F  C1
223      1870  21 0552'
224      1873  11 FC5D
225      1876  01 00EB
226      1879  ED B0
227      187B  C3 FC5D
228      187E  E1
229      187F  D1
230      1880  C1
231      1881  3E FF
232      1883  A7
233      1884  C9
234
235
236

```

```

::      Move in RX SIGNON to o/l area and execute it
:
      pop   hl
      pop   de
      pop   bc
      pop   bc          ;throw away return address
      ld    hl,rxsign   ;rom address
      ld    de,tca      ;o/l area
      ld    bc,rxsigl   ;length
      ldir
      jp    tca         ;GO SIGN ON
noload: pop   hl
      pop   de
      pop   bc
      ld    a,x'ff'    ;wrong monitor
      and   a          ;load signon from monitor
      ret
subttl  ROM resident CRT Driver
page

```



```

237
238
239
240
241 1885 2A FFAC
242 1888 3A FFB4
243 188B 77
244 188C 32 F319
245 188F 3A FFB2
246 1892 B7
247 1893 C2 0196
248 1896 3A FOE3
249 1899 A1
250 189A 4F
251 189B FE 20
252 189D DA 0196
253 18A0 CD 18A6
254 18A3 C3 0182
255
256
257
258
259
260
261 18A6 E5
262 18A7 79
263 18A8 E6 80
264 18AA F5
265 18AB 21 FFB3
266 18AE B6
267 18AF 2B 0A
268 18B1 11 01DD
269 18B4 2A F339
270 18B7 ED 52
271 18B9 2B 0F
272 18BB 79
273 18BC CB BF
274 18BE 21 F960
275 18C1 01 000D
276 18C4 ED B1
277 18C6 4F
278 18C7 CC 18CF
279 18CA F1
280 18CB B1
281 18CC 4F
282 18CD E1
283 18CE C9
284
285
286
287
288
289 18CF 2B
290 18D0 01 000D
291 18D3 09

```

```

;; Crtdrv - Crt Driver RX Addition.
;
Rxcrst: ld h1,(cursor) ;set cursor address
        ld a,(chrsav) ;retrieve character under cursor
        ld (h1),a ;replace character under cursor
        ld (gold),a ;bury balcones gold
        ld a,(leadin) ;set leadin state
        or a
        jp nz,crt2 ;if processing escape sequence
        ld a,(mask) ;get keyboard mask
        and c
        ld c,a
        cp ' '
        jp c,crt2 ;if control code
        call fonchk ;do font translation
        jp crt1 ;go to XR code

;; Subroutine fonchk does the font translation for national
; character sets.
; entry: C contains the character
; exit: C contains the translation
;
Fonchk: push h1 ;save cursor posn.
        ld a,c ;get char in a
        and 10000000b ;preserve attribute bit
        push af
        ld hl,attrib ;point to attribute enabled flag
        or (hl) ;test if set
        jr z,font1 ;no attribute bit - go do translation
        ld de,grpadd ;check if graphics mode
        ld hl,(prvatt) ;current attribute mode
        sbc hl,de
        jr z,font2 ;graphics mode - no translate
font1: ld a,c ;here to do translate
        res 7,a ;clear attribute bit
        ld hl,fontb1 ;address of exceptions table
        ld bc,fontsz ;size of exceptions table
        cpir ;search for char. in exceptions
        ld c,a ;restore char to c
        call z,fntran ;if found do translation
font2: pop af ;retrieve attribute bit
        or c ;or it in
        ld c,a
        pop hl ;retrieve cursor
        ret

;; s/r fntran translates font characters
; entry: (HL) - address+1 of char to be translated in fontb1
; exit: (C) - translated character
;
Fntran: dec hl ;back to byte to be translated
        ld bc,fontsz ;size of table
        add hl,bc ;add to address of char. to be translated

```

```

297      reverse font translate, replaces any control codes with a space,
298      does a printer translate and outputs the character to the printer.
299      entry:- HL - address of byte to be printed
300      ;
301      ;
302      ;
303      ;
304      ;
305      ;
306      ;
307      ;
308      ;
309      ;
310      ;
311      ;
312      ;
313      ;
314      ;
315      ;
316      ;
317      ;
318      ;
319      ;
320      ;
321      ;
322      ;
323      ;
324      ;
325      ;
326      ;
327      ;
328      ;
329      ;
330      ;
331      ;
332      ;
333      ;
334      ;
335      ;
336      ;
337      ;
338      ;
339      ;
340      ;
341      ;
342      ;
343      ;
344      ;
345      ;
346      ;
347      ;

```

18D6	E5	
18D7	C5	
18D8	7E	
18D9	CB BF	
18DB	21 F96D	
18DE	01 000D	
18E1	ED B1	
18E3	20 07	
18E5	01 000D	
18E8	37	
18E9	ED 42	
18EB	7E	
18EC		
18EC	FE 20	
18EE	30 02	
18F0	3E 20	
18F2	CD 1966	
18F5	20 0D	
18F7	CB 7F	
18F9	28 09	
18FB	4F	
18FC	3E 1B	
18FE	CD 1959	
1901	79	
1902	CB BF	
1904	CD 1959	
1907	C1	
1908	E1	
1909	C3 F232	
1914	4F	
1915	3A F9A6	

```

scrprt: push h1
        push bc
        ld a,(h1) ;byte for printing
        res 7,a ;ignore attribute bit
        ;do reverse font translate
        ld hl,fontb1+fontsz ;point to translates
        ld bc,fontsz
        cpir ;search for char.
        jr nz,scr01 ;not in table
        ;in table convert to media code
        ld bc,fontsz ;offset back to media code
        scf
        sbc hl,bc ;points to media code
        ld a,(hl)
scr01: ;here with media code
        cp 20h ;is it a control code
        jr nc,scr02 ;no
        ld a,20h ;yes, substitute a space
scr02: call potran ;do printer translation
        jr nz,scr03 ;no translation done, go output char.
        ;translation done, check escape bit
        bit 7,a ;escape bit
        jr z,scr03 ;not set go output char
        ld c,a ;set, save char.
        ld a,esc ;output an escape
        call posout ;output routine
        ld a,c ;restore char.
        res 7,a ;clear escape bit
scr03: call posout ;print char
        pop bc
        pop hl
        jp sprnt2 ;return to Xerox code

:: Exception print driver - ROM entry point
:
Rmposend: push bc
         push hl
         call posend
         pop hl
         pop bc
         ret

:: Posend - deals with character translation and escape
:
: sequences for the diablo 630
: input--- a contains char for output to channel b
Posend: ld c,a
        ld a,(escsq) ;in an escape sequence?

```

```

348 1918 B7 or a
349 1919 20 22 jr nz,pos04 ;yes
350 191B 79 ld a,c
351 191C FE 1B cp esc ;escape char?
352 191E 20 07 jr nz,pos01 ;no
353 1920 CD 1959 call posout ;output char
354 1923 32 F9A6 ld (escsq),a ;set escape sequence flag
355 1926 C9 ret
356 1927
357 1927 CD 1966 pos01: ;not escape char
358 192A 20 0D jr nz,pos03 ;do translation if neccessary
359 192C CB 7F bit 7,a ;wasn't neccessary
360 192E 28 09 jr z,pos02 ;escape marker set?
361 1930 4F ld c,a ;no
362 1931 3E 1B ld a,esc
363 1933 CD 1959 call posout ;output escape char
364 1936 79 ld a,c
365 1937 CB BF res 7,a ;clear escape marker
366 1939
367 1939 pos02: ;escape marker not set
368 1939 CD 1959 pos03: ;no translation
369 193C C9 call posout ;output char
370 193D
371 193D FE FF pos04: ;escape sequence
372 193F 20 06 cp 0ffh ;3rd byte?
373 1941 79 jr nz,pos05 ;no 2nd
374 1942 CD 1959 ld a,c
375 1945 18 0D call posout ;output char
376 1947 79 jr pos06
377 1948 CD 1959 pos05: ld a,c ;2nd byte of escape sequence
378 1948 CD 1986 call posout ;output byte
379 194E 20 04 call poesc ;search escape table for char
380 1950 3E FF jr nz,pos06 ;not present--2 byte sequence
381 1952 18 01 ld a,0ffh ;set sequence for 3rd byte
382 1954 AF jr pos07
383 1955 32 F9A6 pos06: xor a ;end of 2 byte sequence
384 1958 C9 pos07: ld (escsq),a ;toggle escape sequence flag
385 1959 47 ret
386 195A CD F03F posout: ld b,a
387 195D CC F066 siox1: call siordy
388 1960 28 F8 call z,idle
389 1962 78 jr z,siox1
390 1963 D3 05 ld a,b
391 1965 C9 out (siodpb),a
392 ret
393
394 :: Potran - does printer translation if necessary and returns
395 : a flag to indicate if translation has been done.
396 : input- a char for translaation
397 :
398 : output- a (translated) char
399 : z set if char is translated (otherwise reset)
400 1966 21 F97A
401 1969 01 0016 Potran: ld hl,prntbl ;print exceptions table
402 196C ED B1 ld bc,prntsz ;size of table
403 196E C0 cpir
ret nz ;no match - don't translate

```

```

408 1975 B7          or      a,(hl)      ;translation byte
409 1976 20 08      jr      nz,ptr01 ;if zero, requires overstriking sequence
410                                     ;zero - use next 2 bytes in table as sequence
411 1978 23          inc     hl
412 1979 7E          ld      a,(hl)      ;first byte
413 197A CD 1959     call   posout
414 197D 3E 08      ld      a,08h      ;backspace
415 197F CD 1959     call   posout
416 1982 23          inc     hl          ;second byte
417 1983 AF          ptr01: xor     a           ;set z for return flag
418 1984 7E          ld      a,(hl)      ;get translation
419 1985 C9          ret
420
421 ;;
422 ;; Poesc - searches the escape table for a match with the char
423 ;; passed in a. if found returns with z set otherwise
424 ;; z is clear
425 ;;
426 1986 21 198F     Poesc: ld     hl,psctb   ;table of escape sequences
427 1989 01 0007     ld     bc,esctsz    ;size of table
428 198C ED B1      cpir
429 198E C9          ret
430
431 198F 09 08 0C 1E pesctb: defb 09h,0bh,0ch,1eh,1fh,16h,11h ;630 daisy printer
432 1993 1F 16 11
433 0007
434
435 ;;
436 ;; Function:- to deal with characters form a position
437 ;; encoded keyboard.
438 ;; input:- A character read from PIO
439 ;;          CMD/STATUS byte
440 ;;          bit 7 -CMD/STATUS byte if set
441 ;;          bit 6 -upstroke flag
442 ;;          bit 5 -y axis negative (mouse)
443 ;;          bit 4 -x axis negative (mouse)
444 ;;          bit 3 -mouse active
445 ;;          bit 2 -ctrl key station active
446 ;;          bit 1 -shift key station active
447 ;;          bit 0 -lock key station active
448 ;;          First data byte
449 ;;          bit 7 -Always reset
450 ;;          bits(6-0) -key station or x mouse displacement
451 ;;          Second mouse data byte
452 ;;          bit 7 -Always reset
453 ;;          bits(6-0) -y mouse displacement
454 ;;
455 ;; output:- 1) Carry set -- command byte or sequence error
456 ;;           2) Carry clear -- translated character returned in A
457 1996 2F          Pekhdl: cpl     ;complement keyboard byte
458 1997 D5          push    de         ;save registers
459 1998 16 00      ld      d,zero     ;get flags

```

```

460 199A CB 7F          bit cmd,a          ;command byte?
461 199C 28 17        jr z,kypos        ;skip to position byte handler
462 199E 18 01        jr cmdb          ;skip to command byte handler
463 19A0              nochar equ $
464 19A0 7A          peknoc2:ld a,d      ;clear command byte (non-valid position byte)
465 19A1 32 F9A7     cmdb: ld (cmdstat),a ;save command-status byte
466 19A4 CB 5F        bit mouse,a       ;mouse cmd?
467 19A6 28 05        jr z,peknoc      ;skip if not mouse
468 19A8 21 F95D     ld hl,mstbl
469 19A8 CB 8E        res xy,(hl)
470 19AD CD 1A66     peknoc: call stpctc1 ;reset repeat flag
471 1980 37          peknoc1:scf       ;this no the position byte
472 1981 01          pekex: pop de      ;recover registers
473 1982 C3 F9B7     jp lpkext        ;jmp instead of ret - small interrupt stack
474 1985 5F          kypos: ld e,a     ;save position code
475 1986 21 F9A7     ld hl,cmdstat    ;fetch command byte
476 1989 CB 7E        bit cmd,(hl)     ;out of sync check
477 198B 28 F0        jr z,peknoc      ;quit if no command byte
478 198D CB 5E        bit mouse,(hl)   ;test for mouse movement
479 198F C2 1A7D     jp nz,mice       ;skip if mouse moved
480 19C2 CB 76        bit ustrk,(hl)   ;test key position
481 19C4 20 20        jr nz,upstrk     ;jump if special upstroke
482 19C6 CD 19DB     call ctrtst      ;test for control codes
483 19C9 28 05        jr z,peknoc2     ;quit if non printable control character
484 19CB CD 19FF     call tblsel      ;select translation table
485 19CE CD 1A23     call alphtst     ;test for alpha lock char
486 19D1 CD 1A3D     call rptst       ;test for repeat keys
487 19D4 21 F9A7     charout:ld hl,cmdstat ;fetch command byte
488 19D7 72          ld (hl),d        ;clear command byte (valid position byte)
489 19D8 A7          and a            ;clear carry
490 19D9 18 D6        jr pekex
491
492 ;; Character is tested for the lock, shift, and ctrl key station.
493 ;
494 ; input a - key station code
495 ;
496 ; output z - set if lock,shift, or ctrl key station
497 ;
498 19DB E5          Ctrtst: push hl    ;save registers
499 19DC 21 F953     ld hl,ctrltb     ;non printable char table
500 19DF 01 0006     ld bc,cntctr     ;byte count of table
501 19E2 ED B1       cpir             ;search table
502 19E4 E1         pop hl
503 19E5 C9         ret
504
505 ;; The up-stroke is tested for special up-stroke key-stations.
506 ;
507 ; input a - key station code
508 ; strkup - user enable flag
509 ;
510 ; output a - translated up-stroke key-station code
511 ;
512 19E6 21 F95D     Upstrk: ld hl,mstbl    ;user enable up-stroke flag
513 19E9 CB 5E        bit strkup,(hl)
514 19EB 28 83        jr z,nochar      ;quit if user inhibited
515 19ED 21 F959     ld hl,ups        ;exception key-station table

```

```

520      19FB      01 0002      ld      bc,upssz
521      19FB      09          add     hl,bc
522      19FC      7E          ld      a,(hl)
523      19FD      18 05      jr      charout          ;return translated character
524
525      ;;      The appropriate keyboard translation table is selected
526      ;
527      ;      input  hl - command-status address
528      ;      de - key station code
529      ;
530      ;      output a - translated key station code
531      ;
532      19FF      7E      Tblsel: ld      a,(hl)          ;move cmd-status byte
533      1A00      E5          push   hl              ;save command-status ptr
534      1A01      21 F867      ld      hl,shtab      ;preset to shift table
535      1A04      CB 4F      bit     shift,a        ;shift bit set?
536      1A06      20 17      jr      nz,cmdb1      ;skip if set
537      1A08      21 F8CE      ld      hl,cdtab      ;preset to control table
538      1A0B      CB 57      bit     ctrl,a         ;control bit set?
539      1A0D      20 10      jr      nz,cmdb1      ;skip if set
540      1A0F      21 F800      ld      hl,tbl1       ;preset to un shifted table
541      1A12      CB 47      bit     lock,a         ;lock key set
542      1A14      28 09      jr      z,cmdb1       ;skip if reset
543      1A16      3A F93B      ld      a,(shftlock) ;lock key set
544      1A19      A7          and    a               ;test for shift lock (not alpha lock)
545      1A1A      28 03      jr      z,cmdb1       ;skip if reset
546      1A1C      21 F867      ld      hl,shtab      ;preset to shift table
547      1A1F          cmdb1:          ;here with translation table address in hl
548      1A1F      19          add    hl,de           ;index into table
549      1A20      7E          ld     a,(hl)         ;get translated char.
550      1A21      E1          pop   hl              ;recover command-status ptr
551      1A22      C9          ret
552
553      ;;      If the lock key is depressed, the translated character is
554      ;      tested to see if it is an alphabet. If it is lower case,
555      ;      then it is forced upper case.
556      ;
557      ;      input  hl - command-status address
558      ;      a - translated character
559      ;
560      ;      output a - translated character(upper chase if alpha+lock)
561      ;
562      1A23      CB 46      Alphst: bit  lock,(hl)   ;test alpha lock flag
563      1A25      CB          ret     z             ;quit if not alpha lock
564      1A26      FE 7B      cp     upper         ;test for upper alpha range
565      1A28      30 06      jr      nc,alphexc    ;skip if non alpha range
566      1A2A      FE 61      cp     lower         ;test for lower case alpha range
567      1A2C      38 02      jr      c,alphexc     ;skip if not lower alpha case
568      1A2E      D6 20      sub    upascii        ;set upper case ASCII alpha character
569
570      ;;      Three additional characters are allowed for the alpha lock key
571      ;

```

```

572      ;      input  h1 - command-status address
573      ;      a      - translated character
574      ;
575      ;      output a - upper case exception
576      ;
577      1A30    21 F935      Alphexc:ld    h1,captab      ;lock exception table
578      1A33    01 0003      ld      bc,cptbsz      ;table size
579      1A36    ED B1        cpir                      ;search
580      1A38    C0          ret      nz              ;quit if not found
581      1A39    23          inc     hl              ;get exception
582      1A3A    23          inc     hl
583      1A3B    7E          ld      a,(hl)
584      1A3C    C9          ret
585
586      ;;      Checks for repeat character.  If repeat character, the millisec
587      ;      timer is vector address is modified and the timer is set up
588      ;      for 0.5 second.  The timer is kicked off.
589      ;
590      ;      input  a - translated character
591      ;
592      1A3D    21 F940      Rptst: ld    h1,rptbl      ;repeat char table
593      1A40    01 0013      ld    bc,cntrp      ;number of repeat chars
594      1A43    ED B1        cpir                      ;test for repeat chars
595      1A45    C0          ret      nz              ;quit if not repeat char
596      1A46    2A F93C      ld    h1,(tick)      ;millisec count
597      1A49    22 F9A8      ld    (millcnt),hl   ;save it in table
598      1A4C    21 F9AA      ld    h1,rptchar     ;repeat char save address
599      1A4F    77          ld    (hl),a         ;save repeat char
600      1A50    F5          push   af
601      1A51    23          inc    hl              ;repeat flag address
602      1A52    36 FF      ld    (hl),setflg    ;set repeat flag
603      1A54    2A FF12     ld    h1,(ctcvec+2)  ;get 1 millisec interrupt vector
604      1A57    22 F9AC      ld    (save),hl      ;save it
605      1A5A    21 F9D0     ld    h1,rptclk      ;kybd repeat key timer
606      1A5D    22 FF12     ld    (ctcvec+2),hl ;substitute it
607      1A60    3E 81      ld    a,ancntr       ;enable millisec timer
608      1A62    D3 19      out   (ctl),a        ;do it
609      1A64    F1        pop    af              ;recover character
610      1A65    C9          ret
611
612      ;;      This routine stops the millisecond timer and restores the
613      ;      original timer vector
614      ;
615      1A66    21 F9AB      Stpctcl:ld   h1,rptflg   ;fetch repeat char flag
616      1A69    7E          ld    a,(hl)
617      1A6A    A7          and   a                ;set flags
618      1A6B    C8          ret    z              ;quit if no repeat keys
619      1A6C    72          ld    (hl),d          ;clear repeat char flag
620      1A6D    2A F9AC      ld    h1,(save)       ;original 1 millisec interrupt address
621      1A70    22 FF12     ld    (ctcvec+2),hl  ;restore it
622      1A73    3A F20E     ld    a,(spact)      ;fetch screen print flag
623      1A76    A7          and   a
624      1A77    C0          ret    nz             ;don't kill timer, if screen printing
625      1A78    3E 01      ld    a,stcntr       ;stop timer
626      1A7A    D3 19      out   (ctl),a
627      1A7C    C9          ret

```

```

632 : input a= mouse delta either x or y
633 : xy= zero for x mouse delta
634 : x'fff' for y mouse delta
635 : hl= cmdstat address
636 : cmdstat=bit 3 mouse moved
637 : bit 4 x delta negative
638 : bit 5 y delta negative
639 : mstbl =bit 7 mouse enabled user flag
640 : bit 6 intrp/npol
641 : bit 1 y/nx byte
642 : bit 0 mouse table is updated
643 : mbyte =interrupt return byte
644 : xmax =maximum horizontal display units
645 : ymax =maximum vertical display units
646 :
647 : output mstbl= bit 0, mouse table updated
648 : xloc= x position of mouse
649 : yloc= y position of mouse
650 : dxmv= prior x signed displacement
651 : dymv= prior y signed displacement
652 :
653 :
654 : special requirements
655 : The majority of the mouse-pointer table is require memory
656 : resident in the in the user address space above X'BFFF'
657 : since this handle is ROM resident. Variables MSTBL AND MSPTR
658 : reside in keyboard RAM space. Variable MSPTR pointers to
659 : where the user mouse table resides. These variable are
660 : update by both the handler and the user. The following
661 : data structure resides in the user's RAM space only if
662 : the two-button mouse pointer is required for the applicaton:
663 : (MSPTR+0) =MBYTE
664 : (MSPTR+1) =XMAX-LSB
665 : (MSPTR+2) = -MSB
666 : (MSPTR+3) =YMAX-LSB
667 : (MSPTR+4) = -MSB
668 : (MSPTR+5) =XLOC-LSB
669 : (MSPTR+6) = -MSB
670 : (MSPTR+7) =YLOC-LSB
671 : (MSPTR+8) = -MSB
672 : (MSPTR+9) =DXMV-LSB
673 : (MSPTR+A) = -MSB
674 : (MSPTR+B) =DVMV-LSB
675 : (MSPTR+C) = -MSB
676 :
677 : Mice: ld e,a ;save mouse delta
678 : ld a,(hl)
679 : ld b,a ;save cmd/status byte
680 : ld hl,mstbl ;mouse table
681 : bit msflg,(hl) ;test for user enabled
682 : jp z,nochar ;quit if mouse handler is not enabled
683 : push ix ;save register
684 : ld ix,(msptr) ;fetch user's table

```



```

684 1A8E CB 4E bit xy,(hl) ;test y/nx mouse byte flag
685 1A90 20 26 jr nz,micey ;skip if y axis delta
686 1A92 DD 6E 05 ld l,(ix+5) ;fetch current x position
687 1A95 DD 66 06 ld h,(ix+6)
688 1A98 7B ld a,e ;save unsigned mouse delta byte
689 1A99 CB 60 bit xneg,b ;test polarity of x delta
690 1A9B CD 1AEB call mice1 ;add delta & do min value check
691 1A9E DD 73 09 ld (ix+x'9'),e ;save signed mouse delta word
692 1AA1 DD 72 0A ld (ix+x'a'),d
693 1AA4 DD 5E 01 ld e,(ix+1) ;fetch max position value
694 1AA7 DD 56 02 ld d,(ix+2)
695 1AAA CD 1B00 call mice2 ;do max value check
696 1AAD DD 75 05 ld (ix+5),l ;save position
697 1AB0 DD 74 06 ld (ix+6),h
698 1AB3 DD E1 micex1: pop ix ;restore register
699 1AB5 C3 19B0 jp peknoc1 ;return to wait for y mouse byte
700 1AB8 DD 6E 07 micey: ld l,(ix+7) ;fetch current y position
701 1AB8 DD 66 08 ld h,(ix+8)
702 1ABE 7B ld a,e ;save unsigned mouse delta byte
703 1ABF CB 68 bit yneg,b ;test polarity of y delta
704 1AC1 CD 1AEB call mice1 ;add delta & do min value check
705 1AC4 DD 73 0B ld (ix+x'b'),e ;save signed mouse delta word
706 1AC7 DD 72 0C ld (ix+x'c'),d
707 1ACA DD 5E 03 ld e,(ix+3) ;fetch max position value
708 1ACD DD 56 04 ld d,(ix+4)
709 1AD0 CD 1B00 call mice2 ;do max value check
710 1AD3 DD 75 07 ld (ix+7),l ;save position
711 1AD6 DD 74 08 ld (ix+8),h
712 1AD9 21 F95D ld hl,mstbl ;update mouse status
713 1ADC CB C6 set msmov,(hl) ;set the mouse update flag
714 1ADE CB 76 bit mintrp,(hl) ;test for interrupt mode
715 1AE0 CA 1AB3 jp z,micex1 ;bye bye if polling mode
716 1AE3 DD 7E 00 ld a,(ix) ;user interrupt byte
717 1AE6 DD E1 pop ix ;restore register
718 1AE8 C3 19D4 jp charout ;bye bye
719
720 ;: This routine adds the delta to either the x or y position and
721 ;: does minimum position check
722 ;: input e= mouse delta (absolute)
723 ;: zero set if positive mouse delta
724 ;: reset if negative mouse delta
725 ;:
726 ;: output hl= update position
727 ;:
728 1AEB 20 04 Mice1: jr nz,mice11 ;skip if delta negative
729 1AED 16 00 ld d,zero ;set msb positive
730 1AEF 18 07 jr mice12
731 1AF1 16 FF mice11: ld d,-1 ;set msb negative
732 1AF3 7B ld a,e ;recover delta
733 1AF4 2F cpl ;2's complement
734 1AF5 C6 01 add a,l
735 1AF7 5F ld e,a ;put negative value back
736 1AF8 19 mice12: add hl,d,e ;add delta to mouse position
737 1AF9 7C ld a,h ;get msb
738 1AFA A7 and a
739 1AFB F0 ret p ;skip if msb is positive

```

```

745                                     : de=          x or y max value
746                                     ;
747                                     ; output a = mstbl
748                                     ;
749 1800 7A                               Mice2: ld a,d           ;msb position test
750 1801 BC                               cp h
751 1802 38 04                            jr c,mice21        ;skip if msb too big
752 1804 78                               ld a,e           ;lsb position test
753 1805 BD                               cp l
754 1806 30 01                            jr nc,mice22       ;skip if lsb is not too big
755 1808 EB                               mice21: ex de,hl   ;force maximum limit
756 1809 3A F95D                          mice22: ld a,(mstbl) ;mouse table
757 180C CB 4F                             bit xy,a          ;complement xy flag
758 180E 28 04                            jr z,mice23
759 1810 CB 8F                             res xy,a
760 1812 18 02                            jr mice24
761 1814 CB CF                             mice23: set xy,a
762 1816 32 F95D                          mice24: ld (mstbl),a ;update table
763 1819 C9                               ret
764
765 ;; Jump table for keyboard translator and interrupt handler.
766 ; Exit points and monitor adjustment points for the SIGNON
767 ; overlay and boot overlay
768 ;
769 181A C3 F9AF                            Rvitbl: jp lpkybd   ;4.01 monitor lpkybd jump table
770 181D C3 F167                            jp mkey2
771 1820 C3 F18F                            jp mkey5
772 1823 C3 FC3D                            jp mpnext
773 1826 C3 FA95                            jp mprmt0
774 000F equ $-rvitbl
775
776 1829 C3 F9AF                            rv2tbl: jp lpkybd   ;4.02 monitor lpkybd jump table
777 182C C3 F167                            jp mkey2
778 182F C3 F18F                            jp mkey5
779 1832 C3 FC45                            jp mpnext+romofs
780 1835 C3 FA9D                            jp mprmt0+romofs
781
782 ;; The keyboard tables are restored to the original default values
783 ; that are stored in rom
784 ;
785 1838 C5                               Movtbl: push bc
786 1839 D5                               push de
787 183A E5                               push hl
788 183B 21 034A                          ld hl,tables
789 183E 11 F800                          ld de,tabled
790 1841 01 0159                          ld bc,tablex
791 1844 ED 80                             ldir
792 1846 E1                               pop hl
793 1847 D1                               pop de
794 1848 C1                               pop bc
795 1849 C9                               ret

```

Position encoded keyboard handler
ROM resident CRT Driver

MACRO-80 3.44 09-Dec-81

796
797
798
799

.dephase
subttl RAM resident (Tables)
page

804 0010

805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854

F800 00 1B 31 32
F804 33 34 35 36
F808 37 38 39 30
F80C 2D 3D 08 09
F810 71 77 65 72
F814 74 79 75 69
F818 6F 70 5B 5D
F81C 0D EE 61 73
F820 64 66 67 68
F824 6A 6B 6C 3B
F828 27 0A EC 2E
F82C 7A 78 63 76
F830 62 6E 6D 2C
F834 2E 2F ED 1E
F838 EF 20 EB F1
F83C F2 F3 F4 F5
F840 F6 F7 F8 F9
F844 FA FB FC 37
F848 38 39 2C 34
F84C 35 36 BD 31
F850 32 33 30 E7
F854 82 84 83 80
F858 81 E6 FD 7F
F85C 2B 2D 2A 2F
F860 F0 18 8E 8F
F864 A0 A2 A4

.radix 16

:: k/b unshifted table

Tabl: defb 00h,1bh,31h,32h,33h,34h,35h,36h ;nul,esc,1,2,3,4,5,6
defb 37h,38h,39h,30h,2dh,3dh,08h,09h ;7,8,9,0,-,=,bs,tab
defb 71h,77h,65h,72h,74h,79h,75h,69h ;q,w,e,r,t,y,u,i
defb 6fh,70h,5bh,5dh,0dh,0ee,61h,73h ;o,p,[,],cr,lctrl,a,s
defb 64h,66h,67h,68h,6ah,6bh,6ch,3bh ;d,f,g,h,j,k,l,:
defb 27h,0ah,0ec,2eh,7ah,78h,63h,76h ;',lf,lshift,...,z,x,c,v
defb 62h,6eh,6dh,2ch,2eh,2fh,0ed,1eh ;b,n,m,...,/,rshift,help
defb 0ef,20h,0eb,0f1,0f2,0f3,0f4,0f5 ;rctrl,sp,f1,f2,f3,f4,f5
defb 0f6,0f7,0f8,0f9,0fa,0fb,0fc,37h ;f6,f7,f8,f9,f10,f11,f12,7
defb 38h,39h,2ch,34h,35h,36h,0bd,31h ;8,9,...,4,5,6,=enter,1
defb 32h,33h,30h,0e7,82h,84h,83h,80h ;2,3,0,next,darr,larr,rarr,h
defb 81h,0e6,0fd,7fh,2bh,2dh,2ah,2fh ;uarr,prev,acc,del,+,-,mul,d
defb 0f0,18h,8eh,8fh,0a0,0a2,0a4 ;ins,can,msw1,msw2,rx1,rx2,r

:: k/b shifted

Shtab: defb 00h,1bh,21h,40h,23h,24h,25h,5eh ;nul,esc,!,@,#,\$,%,&
defb 26h,2ah,28h,29h,5fh,2bh,08h,09h ;&,*,(,),_+,bs,tab
defb 51h,57h,45h,52h,54h,59h,55h,49h ;Q,W,E,R,T,Y,U,I
defb 4fh,50h,7bh,7dh,0dh,0ee,41h,53h ;O,P,{,},cr,lctrl,A,S
defb 44h,46h,47h,48h,4ah,4bh,4ch,3ah ;D,F,G,H,J,K,L,:
defb 22h,0ah,0ec,2eh,5ah,58h,43h,56h ;",lf,lshift,...,Z,X,C,V
defb 42h,4eh,4dh,3ch,3eh,3fh,0ed,1eh ;B,N,M,<,>,.?,rshift,help
defb 0ef,20h,0eb,0f1,0f2,0f3,0f4,0f5 ;rctrl,sp,lock,f1,f2,f3,f4,f
defb 0f6,0f7,0f8,0f9,0fa,0fb,0fc,37h ;f6,f7,f8,f9,f10,f11,f12,7

```

855 F8AF 38 39 2C 34      defb 38h,39h,2ch,34h,35h,36h,0bd,31h      ;8,9,...,4,5,6,=enter,1
856 F8B3 35 36 8D 31
857 F8B7 32 33 30 E7      defb 32h,33h,30h,0e7,82h,84h,83h,80h      ;2,3,0,next,darr,larr,rarr,h
858 F8BB 82 84 83 80
859 F8BF 81 E6 FD 7F      defb 81h,0e6,0fd,7fh,2bh,2dh,2ah,2fh      ;uarr,prev,acc,del,+,-,mul,d
860 F8C3 2B 2D 2A 2F
861 F8C7 F0 18 8E 8F      defb 0f0,18h,8eh,8fh,0a1,0a3,0a5        ;ins,can,msw1,msw2,rx1,rx2,r
862 F8CB A1 A3 A5
863
864
865 ;; k/b coded
866 F8CE 00 9B 91 92      Cdtab: defb 00h,9bh,91h,92h,93h,94h,95h,96h      ;nul,esc,1,2,3,4,5,6
867 F8D2 93 94 95 96
868 F8D6 97 98 99 90      defb 97h,98h,99h,90h,1fh,9ah,88h,89h      ;7,8,9,0,-,=,bs,tab
869 F8DA 1F 9A 88 89      defb 11h,17h,05h,12h,14h,19h,15h,09h      ;q,w,e,r,t,y,u,i
870 F8DE 11 17 05 12
871 F8E2 14 19 15 09
872 F8E6 0F 10 1B 1D      defb 0fh,10h,1bh,1dh,8dh,0ee,01h,13h      ;o,p,[,],cr,lctrl,a,s
873 F8EA 8D EE 01 13
874 F8EE 04 06 07 08      defb 04h,06h,07h,08h,0ah,0bh,0ch,7eh      ;d,f,g,h,j,k,l,-
875 F8F2 0A 0B 0C 7E      defb 60h,08a,0ec,0ae,1ah,18h,03h,16h      ;',lf,lshift,...,z,s,c,v
876 F8F6 60 8A EC AE      defb 02h,0eh,0dh,1ch,7ch,5ch,0ed,9eh      ;b,n,m,...,|,\,rshift,help
877 F8FA 1A 1B 03 16      defb 0ef,00h,0eb,0d1,0d2,0d3,0d4,0d5      ;rctrl,sp,lock,f1,f2,f3,f4,f
878 F8FE 02 0E 0D 1C      defb 0d6,0d7,0d8,0d9,0da,0db,0dc,0b7      ;f6,f7,f8,f9,f10,f11,f12,7
879 F902 7C 5C ED 9E
880 F906 EF 00 EB D1      defb 0b8,0b9,0ac,0b4,0b5,0b6,0fe,0b1      ;8,9,...,4,5,6,=enter,1
881 F90A D2 D3 D4 D5
882 F90E D6 D7 D8 D9      defb 0b2,0b3,0b0,0c7,02h,04h,03h,1eh      ;2,3,0,next,darr,larr,rarr,h
883 F912 DA DB DC B7      defb 01h,0c6,0dd,0ff,0ab,0ad,0aa,0af      ;uarr,prev,acc,del,+,-,mul,d
884 F916 B8 B9 AC B4      defb 0d0,0de,8eh,8fh,0c8,0c9,0ca        ;ins,can,msw1,msw2,rx1,rx2,r
885 F91A B5 B6 FE B1
886 F91E B2 B3 B0 C7
887 F922 02 04 03 1E
888 F926 01 C6 DD FF
889 F92A AB AD AA AF
890 F92E D0 DE BE BF
891 F932 C8 C9 CA
892
893 000A .radix 10
894
895 F935 00 00 00      captab: defb 0,0,0 ;table of exceptions requiring shifting for
896 F938 00 00 00      cptex: defb 0,0,0 ;caps lock key.(3 excepts then 3 translates)
897 0003      cptbsz equ ($-captab)/2 ;size of table
898 F93B 00      shftlck: defb 0 ;if set, locks all keys to shift table if lock set
899 F93C F4      tick: defb low hlfsec ;lsb - repeat char speed
900 F93D 01      defb high hlfsec ;msb
901 F93E 3F      tock: defb low tenths ;lsb
902 F93F 00      defb high tenths ;msb
903 01F4      hlfsec equ 500 ;0.5 second count
904 003F      tenths equ 63 ;16 chars/sec
905
906 F940 0B 0A 0D 2D      rptbl: defb x'08',x'0a',x'0d',x'20' ;bs,lf,cr,sp
907 F944 2D 2E 2F      defb x'2d',x'2e',x'2f' ;=,.../
908 F947 3D 58 78 7F      defb x'3d',x'58',x'78',x'7f' ;=,X,x,del
909 F94B 81 82 83 84      defb x'81',x'82',x'83',x'84' ;ucur,dcu,rcur,lcur
910 F94F E0 E0 E0 E0      rptex: defb x'e0',x'e0',x'e0',x'e0' ;16 TBD repeat keys

```

```

915 F958 E0 cntlrx: db x'e0' ;19 TBD additional key stations
916 0006 E0 E0 cmtctr equ $-ctrltb
917 0159 tablex equ $-tabl
918
919 F959 E0 E0 ups: defb x'e0',x'e0' ;upstroke exception key stations
920 F95B E0 E0 upsx: defb x'e0',x'e0' ;upstroke char or code translations
921 0002 upssz equ ($-ups)/2 ;size
922 F95D 00 mstbl: defb 0 ;mouse table
923 0007 msflg equ 7 ;mouse translator enabled if set
924 0006 mintrp equ 6 ;user interrupt with mbyte else user polls
925 0003 strkup equ 3 ;upstroke user enable flag
926 0001 xy equ 1 ;set for x delta else y delta
927 0000 msmov equ 0 ;mouse table contains new data
928 F95E 0000 msptr: defw 0 ;user address containing the following table
929 0160 ktabz equ $-tabl ;size of k/b tables
930
931 ;; Font translation table.
932 ; first the exception codes
933 ;
934 F960 23 3C 3E 40 Fontbl: defb 23h,3ch,3eh,40h,5bh,5ch,5dh,5eh ;#,<,>,@,[,\,],^
935 F964 5B 5C 5D 5E defb 5Bh,5Ch,5Dh,5Eh ;,.,|,.,~
936 F968 60 7B 7C 7D defb 60h,7bh,7ch,7dh,7eh ;',{,|,},~
937 F96C 7E
938
939 ;; Now their translations
940 ;
941 F96D 23 3C 3E 40 defb 23h,3ch,3eh,40h,5bh,5ch,5dh,5eh
942 F971 5B 5C 5D 5E defb 60h,7bh,7ch,7dh,7eh
943 F975 60 7B 7C 7D
944 F979 7E
945 000D fontsz equ ($-fontbl)/2 ;size of font tables
946
947 ;; Printer translation table
948 ; first the exception codes
949 ;
950 F97A 21 23 2A 2B Prntbl: defb 21h,23h,2ah,2bh,2ch,2eh,3ch,3eh ;!,#,*+,....,<,>
951 F97E 2C 2E 3C 3E defb 40h,5bh,5ch,5dh,5eh,60h,7bh,7ch ;@,[,\,],^,',{,|
952 F982 40 5B 5C 5D defb 7dh,7eh,x'ff',x'ff',x'ff',x'ff' ;),-,TBD,TBD,TBD,TBD
953 F986 5E 60 7B 7C
954 F98A 7D 7E FF FF
955 F98E FF FF
956
957 ;; Now the translations
958 ;
959 F990 21 23 2A 2B defb 21h,23h,2ah,2bh,2ch,2eh,3ch,3eh
960 F994 2C 2E 3C 3E defb 40h,5bh,5ch,5dh,5eh,60h,7bh,7ch
961 F998 40 5B 5C 5D defb 7dh,7eh,x'ff',x'ff',x'ff',x'ff'
962 F99C 5E 60 7B 7C
963 F9A0 7D 7E FF FF
964 F9A4 FF FF
965 0016 prntsz equ ($-prntbl)/2 ;size of printer table
966

```

```

967 F9A6 00 escsq: defb 0 ;escape sequence flag
968 ;0=> no sequence in progress
969 ;1b=> expecting 2nd byte
970 ;ff=> expecting 3rd byte
971 F9A7 00 cmdstat: defb 00 ;command-status byte
972 0007 cmd equ 7 ;command-status flag
973 0006 ustrk equ 6 ;up stroke
974 0005 yneg equ 5 ;mouse y axis negative
975 0004 xneg equ 4 ;mouse x axis negative
976 0003 mouse equ 3 ;mouse active
977 0002 ctrl equ 2 ;control key active
978 0001 shift equ 1 ;shift key active
979 0000 lock equ 0 ;lock key active
980 F9A8 0000 millcnt: defw 0 ;current millisecond count
981 F9AA 00 rptchar: defb 0 ;repeat character
982 F9AB 00 rptflg: defb 0 ;repeat flag
983 F9AC 0000 save: defw 0 ;save address of the interrupt vector
984 F9AE 00 romram: defb 0 ;rom/ram memory bank status
985 0007 siderom equ 7 ;ram side
986 01AF olsiz equ $-tabled
987
988 ;; k/b interrupt handler for the low profile position encoded k/b.
989 ; The interrupt interrupt service routine inputs two or three
990 ; bytes from the keyboard port. The first byte is the cmd/status
991 ; byte. Appropriate information is saved in memory and the return
992 ; from interrupt code is invoked. The second and third byte(mouse)
993 ; is position encoded data or mouse displacement is analyzed,
994 ; translated, and return to the existing keyboard handler if the
995 ; information is valid; otherwise it is truncated and a return
996 ; from interrupt is invoked. All registers saved except for the
997 ; A register.
998 ;
999 ; input- keyboard input port (data complemented) kbdat
1000 ;
1001 ; output- Carry flag set - Command byte or truncated character
1002 ; Carry flag reset - Translated character in A register
1003 ;
1004 F9AF DB 1E Lpkybd: in a,(kbdat) ;read k/b port
1005 F9B1 CD F9BE call romside ;switch to romside
1006 F9B4 C3 1996 jp pekhd1 ;decode posn. enc. k/b
1007 ; ;jp instead of call - interrupt stack small
1008 F9B7 CD F9C8 lpkext: call ramside ;restore original memory side
1009 F9BA D0 ret nc ;return to xerox code with char.
1010 ; ;here if command byte
1011 F9BB C1 pop bc ;throw away return address
1012 F9BC 18 3B jr rptclk2 ;return from interrupt (via xerox)
1013
1014 ;; Romside saves the status of the current side of memory
1015 ; and switches to romside.
1016 ;
1017 ; output romram= status of syspio
1018 ;
1019 F9BE F5 Romside: push af ;save register
1020 F9BF DB 1C in a,(syspio) ;read ram/rom status
1021 F9C1 32 F9AE ld (romram),a ;save it
1022 F9C4 CB FF set siderom,a ;force rom side

```

```

1028      F9C8      F5      ;
1029      F9C9      3A F9AE      Rmside:push af      ;save register
1030      F9CC      D3 1C      ld      a,(romram) ;recover prior ram/rom status
1031      F9CE      F1      rmside2:out (syspio),a ;switch it
1032      F9CF      C9      pop      af
1033      ret
1034
1035      ;;      This routine is the repeat key timer interrupt handler. If the
1036      ;      the repeat flag or the count is not zero, then the return from
1037      ;      interrupt is invoked. If the count is zero, then the repeat
1038      ;      character is passed to the ASCII keyboard handler.
1039      ;
1040      ;      input      rptflg -repeat flag
1041      ;      rptchar -repeat char
1042      ;      millcnt -timer table
1043      ;
1044      ;      output a      -repeat char if count is zero
1045      ;
1046      F9D0      ED 73 F1EC      Rptclk: ld      (savstk),sp ;save current stack ptr
1047      F9D4      31 FF50      ld      sp,intstk ;temporary interrupt stack
1048      F9D7      E5      push     hl ;save registers
1049      F9D8      F5      push     af
1050      F9D9      C5      push     bc
1051      F9DA      3A F9AB      ld      a,(rptflg) ;repeat key flag
1052      F9DD      A7      and      a ;set flags
1053      F9DE      2B 19      jr      z,rptclk2 ;quit if not in repeat key mode
1054      F9E0      2A F9A8      ld      hl,(millcnt) ;current millisec count
1055      F9E3      7C      ld      a,h
1056      F9E4      B5      or      l ;test count
1057      F9E5      2B 06      jr      z,rptclk1 ;skip if time elapsed
1058      F9E7      2B      dec     hl ;dcr count
1059      F9E8      22 F9A8      ld      (millcnt),hl ;save millisec count
1060      F9EB      1B 0C      jr      rptclk2 ;quit if not time
1061      F9ED      2A F93E      rptclk1:ld hl,(tock) ;reset millisec count
1062      F9F0      22 F9A8      ld      (millcnt),hl
1063      F9F3      3A F9AA      ld      a,(rptchar) ;fetch repeat char
1064      F9F6      C3 F06F      jp      key2 ;give char to keyboard key
1065      F9F9      C3 F072      rptclk2:jp key5
1066
1067      ;;      Siout - output to channel b after translation and
1068      ;      escape sequence handling
1069      F9FC      F3      Rxsioo: di ;char in a
1070      F9FD      CD F9BE      call    romside ;switch to romside
1071      FA00      CD 190C      call    rmposend ;does real work
1072      FA03      CD F9C8      call    ramside ;restore original memory side
1073      FA06      FB      ei
1074      FA07      C9      ret
1075      kbramend equ $-1 ;last location of code in ram
1076      oisiz3 equ $-tabled ;size of relocatable code
1077
1078      .dephase

```


Position encoded keyboard handler
Overlay (signon)

MACRO-80 3.44

09-Dec-81

1079
1080

subttl Overlay (signon)
page

```

1085      0552      rxsign:      .phase      tca      ;source address in rom
1086      FC5D      21 F091      Signon:      ld      h1,confg      ;execution in transient command area
1087      FC60      DB 1C      in      a,(syspio)      ;point to configuration byte
1088      FC62      CB 47      bit      0,a      ;check configuration
1089      FC64      2B 26      jr      z,sign3      ;if SASI interface present
1090      FC66      F3      di
1091      FC67      3E CF      ld      a,11001111b      ;set Pio B in Bit Mode
1092      FC69      D3 1D      out      (sysctl),a
1093      FC6B      3E 38      ld      a,00111000b      ;turn around d0,1,2
1094      FC6D      D3 1D      out      (sysctl),a
1095      FC6F      3E 80      ld      a,10000000b      ;ensure rom switched on
1096      FC71      D3 1C      out      (syspio),a      ;drop all drive selects
1097      FC73      3E D0      ld      a,0d0h      ;reset wd-1797-02
1098      FC75      D3 10      out      (wd1797),a
1099      FC77      10 FE      sign1:      djnz      sign1      ;wait 1797 not busy
1100      FC79      DB 1C      in      a,(syspio)
1101      FC7B      CB 67      bit      c.five,a
1102      FC7D      3E 02      ld      a,2      ;preset 10 msec step rate
1103      FC7F      20 04      jr      nz,sign2      ;if not 5"
1104      FC81      CB E6      set      c.five,(h1)
1105      FC83      3E 03      ld      a,3      ;set long step
1106      FC85      D3 10      sign2:      out      (wd1797),a      ;restore / unload heads
1107      FC87      32 FF54      ld      (steprt),a
1108      FC8A      1B 1E      jr      sign4
1109      FC8C      CB F6      sign3:      set      c.sasi,(h1)      ;set Sasi card installed
1110      FC8E      21 F708      ld      h1,Rigdpb      ;set address of rigid dpb
1111      FC91      11 F470      ld      de,Fivdpb      ;set address of 5.25" floppy dpb
1112      FC94      01 0300      ld      bc,Sasidl      ;set sasi driver length
1113      FC97      ED B0      ldir      ;Move driver down
1114      FC99      E6 02      and      2
1115      FC9B      20 0D      jr      nz,sign4      ;if not A/E swap
1116      FC9D      21 F361      ld      h1,Settab+1
1117      FCA0      06 08      ld      b,b
1118      FCA2      7E      sign3a:      ld      a,(h1)
1119      FCA3      EE 04      xor      4
1120      FCA5      77      ld      (h1),a
1121      FCA6      23      inc      h1
1122      FCA7      23      inc      h1
1123      FCA8      10 F8      djnz      sign3a
1124      FCAA      21 034A      sign4:      ld      h1,tables      ;move rx resident code to ram
1125      FCAD      11 F800      ld      de,tabled
1126      FCB0      01 0208      ld      bc,olsiz3
1127      FCB3      ED B0      ldir      ;move on top of GETHLP
1128      FCB5      21 FA08      ld      h1,kbramend+1      ;next available ram loc
1129      FCB8      22 FF3C      ld      (availb),h1      ;tell the world
1130      FCBB      21 0000      ld      h1,0
1131      FCBE      CD F03C      call      config      ;get monitor configuration
1132      FCC1      7C      ld      a,h      ;monitor level
1133      FCC2      21 10D0      ld      h1,xrsign+sigoff-romofs ;assume 4.01 level location
1134      FCC5      FE 01      cp      rev1
1135

```

```

1136 FCC7 28 03 jr z,sign7 ;skip if 4.01
1137 FCC9 21 10D8 ld hl,xrsign+sigoff ;4.02+ level location
1138 FCCC 11 FCE6 sign7: ld de,sign6 ;put it in our signon message
1139 FCCF 01 0004 ld bc,4
1140 FCD2 ED B0 ldir
1141 FCD4 CD F293 call crtoff ;disable rom bank
1142 FCD7 CD F075 call pnext
1143 FCDA 1A defb clrs ;clear screen
1144 FCDB 1B 38 defb esc,'8' ;set low light as default mode
1145 FCDD 38 32 30 2D defm '820-II v '
1146 FCE1 49 49 20 76
1147 FCE5 20
1148 FCE6 00 00 00 00 sign6: defb 0,0,0,0 ;***** space for the XR rev value
1149 FCEA 20 1F 1C 20 defm ' '31,28,' 1983 Xerox Corp'
1150 FCEE 31 39 38 33
1151 FCF2 20 58 65 72
1152 FCF6 6F 78 20 43
1153 FCFA 6F 72 70
1154 FCFD 20 28 76 defm '(v'
1155 FD00 30 31 33 defm ver/100+'0',(ver mod 100)/10+'0',(ver mod 10)+'0'
1156 FD03 29 0D 0A defb ')',cr,lf
1157 FD06 0A defb lf
1158 FD07 4C 20 2D 20 defm 'L - Load System'
1159 FDOB 4C 6F 61 64
1160 FDOF 20 53 79 73
1161 FD13 74 65 6D
1162 FD16 0D 0A defb cr,lf
1163
1164 if o.term
1165 FD18 48 20 2D 20 defm 'H - Host Terminal'
1166 FD1C 48 6F 73 74
1167 FD20 20 54 65 72
1168 FD24 6D 69 6E 61
1169 FD28 6C
1170 FD29 0D 0A defb cr,lf
1171 endif
1172
1173 if o.term
1174 FD2B 54 20 2D 20 defb 'T - Typewriter'
1175 FD2F 54 79 70 65
1176 FD33 77 72 69 74
1177 FD37 65 72
1178 FD39 0D 0A defb cr,lf
1179 endif
1180
1181 FD3B 07 04 defb 7,eot
1182
1183 FD3D CD F006 devour: call const
1184 FD40 CA F003 jp z,warm ;go enter monitor
1185 FD43 CD F009 call conin
1186 FD46 18 F5 jr devour
1187 00EB rxsigl equ $-signon
1188
1189 .dephase
1190 subttl Overlay (boot)
1191 page

```

1197	FC5D	21 FF5D	ld	h1,linbuf+1	;4.02 overlay start address
1198	FC60	7E	ld	a,(h1)	;scan command line
1199	FC61	2C	inc	l	
1200	FC62	D6 OD	sub	cr	
1201	FC64	28 0B	jr	z,boot2	;if no parameter, boot from A:
1202	FC66	FE 13	cp	' '-cr	
1203	FC68	28 F6	jr	z,boot1	;skip leading blanks
1204	FC6A	D6 34	sub	'A' -cr	
1205	FC6C	D8	ret	c	
1206	FC6D	FE 10	cp	l6	;if invalid drive
1207	FC6F	3F	ccf		
1208	FC70	D8	ret	c	;if bad drive
1209	FC71	4F	ld	c,a	;set boot drive selected
1210	FC72	C6 41	add	a,'A'	
1211	FC74	32 FD72	ld	(bootd),a	;set up error message
1212	FC77	2E 00	ld	l,0	;set A:
1213	FC79	C5	push	bc	
1214	FC7A	E5	push	hl	
1215	FC7B	CD FD89	call	swap	;switch boot drive with A:
1216	FC7E	21 FD6E	ld	hl,booter	;set boot error return
1217	FC81	E5	push	hl	
1218	FC82	0E 00	ld	c,0	;then boot from A:
1219	FC84	CD F01B	call	select	
1220	FC87	C0	ret	nz	;if drive not configured or density error
1221	FC88	3E FF	ld	a,-1	
1222	FC8A	12	ld	(de),a	
1223	FC8B	11 000A	ld	de,10	;set dpb address offset within dpb
1224	FC8E	19	add	hl,de	
1225	FC8F	5E	ld	e,(hl)	;set dpb address
1226	FC90	23	inc	hl	
1227	FC91	56	ld	d,(hl)	
1228	FC92	CD F01E	call	home	
1229	FC95	1A	ld	a,(de)	;get low sectors per track
1230	FC96	32 FD6D	ld	(boots),a	;inform boot loader
1231	FC99	B7	or	a	
1232	FC9A	20 20	jr	nz,boot3	;if not rigid
1233	FC9C	21 000D	ld	hl,13	;set reserved track offset within dpb
1234	FC9F	19	add	hl,de	
1235	FCA0	4E	ld	c,(hl)	;get reserved tracks
1236	FCA1	23	inc	hl	
1237	FCA2	46	ld	b,(hl)	
1238	FCA3	0B	dec	bc	;point behind directory
1239	FCA4	ED 43 FA11	ld	(phytrk),bc	;do implied seek
1240					;here for rigid
1241	FCA8	0E 1D	ld	c,rta1	;first rigid sector
1242	FCAA	21 ED80	ld	hl,bootbf	;buffer
1243	FCAD	CD F024	call	read	;layout and k/b tables
1244	FCB0	C0	ret	nz	
1245	FCB1	0E 1E	ld	c,rta1+1pkofs	;2nd rigid sector
1246	FCB3	21 EE80	ld	hl,bootbf+x'100'	;buffer

```

1247 FC86 CD F024
1248 FC89 CD
1249 FCBA 18 20
1250 FCBC
1251 FCBC FE 18
1252 FCBE DA FD52
1253 FCC1 0E 04
1254 FCC3 21 E080
1255 FCC6 CD F024
1256 FCC9 CD
1257 FCCA 0E 05
1258 FCCC 21 EE00
1259 FCCF CD F024
1260 FCD2 CD
1261 FCD3 0E 06
1262 FCD5 21 EE80
1263 FCD8 CD F024
1264 FCDB CD
1265 FCDC
1266 FCDC 3A ED80
1267 FCDF FE E5
1268 FCE1 28 6F
1269 FCE3 3A ED81
1270 FCE6 FE 68
1271 FCE8 20 68
1272 FCEA 3A ED82
1273 FCED FE 66
1274 FCEF 20 61
1275 FCF1 3A ED83
1276 FCF4 FE 70
1277 FCF6 20 5A
1278 FCF8 21 ED84
1279 FCFB 11 F800
1280 FCFE 01 0160
1281 FD01 ED B0
1282 FD03 0E 1F
1283 FD05 3A FD6D
1284 FD08 B7
1285 FD09 28 02
1286 FD0B 0E 07
1287 FD0D 21 ED80
1288 FD10 CD F024
1289 FD13 CD
1290 FD14 3A ED80
1291 FD17 FE E5
1292 FD19 28 37
1293 FD1B 21 ED80
1294 FD1E 11 F960
1295 FD21 01 0046
1296 FD24 ED B0
1297
1298
1299
1300 FD26 DD 2A F019
1301 FD2A DD 36 00 C3
1302 FD2E DD 36 01 FC

```

```

call read ;layout and k/b tables
ret nz
jr rxb01

boot3: cp 27 ;here for floppy
;double density?
jp c,boot4 ;no - exit
ld c,ftab1 ;first floppy sector
ld hl,bootbf ;buffer
call read ;layout table and half of k/b
ret nz
ld c,ftab2 ;second floppy sector
ld hl,bootbf+128
call read ;midle third of k/b tables
ret nz
ld c,ftab2+1pkofs ;third floppy sector
ld hl,bootbf+128+128
call read ;last third of k/b tables
ret nz

rxb01: ;check tables are present
ld a,(bootbf+lang) ;language no. set?
cp 0e5h
jr z,boot4 ;no - exit
ld a,(bootbf+kbrd) ;k/b tables present?
cp 'k'
jr nz,boot4 ;no - exit
ld a,(bootbf+font) ;font tables present?
cp 'f'
jr nz,boot4 ;no - exit
ld a,(bootbf+prnt) ;printer tables prsent?
cp 'p'
jr nz,boot4 ;no - exit
ld hl,bootbf+kbrdtb ;move in k/b tables
ld de,tabled
ld bc,ktabsz
ldir
ld c,rtab2+1pkofs ;3rd rigid sector
ld a,(boots) ;rigid or floppy?
or a
jr z,boot5 ;rigid
ld c,ftab3+1pkofs ;floppy - 4th sector
ld hl,bootbf ;buffer
boot5: call read ;font and print tables
ret nz
ld a,(bootbf) ;configured?
cp 0e5h
jr z,boot4 ;no -exit
ld hl,bootbf ;move font & print tables in
ld de,fontb1
ld bc,fontsz*2+prntsz*2
ldir

;; alter SIOOUT
:
ld ix,(monitr+sioff);sioout address
ld (ix),0c3h ;jump instruction
ld (ix+1),low rxasio

```

```

1308      FD3A      DD 36 12 85      ld      (ix+crtcall),low rxcrt      ;address of boot error monitor
1309      FD3E      DD 36 13 18      ld      (ix+crtcall+1),high rxcrt
1310      FD42      DD 21 F22F      ld      ix,sprnt1      ;address of screenprint patch
1311      FD46      DD 36 00 C3      ld      (ix),0c3h      ;jump instruction
1312      FD4A      DD 36 01 D6      ld      (ix+1),low scrprt
1313      FD4E      DD 36 02 18      ld      (ix+2),high scrprt
1314      FD52
1315      FD52      C1
1316      FD53      C1
1317      FD54      E1
1318      FD55      CD F089
1319      FD58      C1
1320      FD59      21 0000
1321      FD5C      CD F03C
1322      FD5F      7C
1323      FD60      21 1188
1324      FD63      FE 01
1325      FD65      28 03
1326      FD67      21 11C0
1327      FD6A      C3 F078
1328      FD6D      00
1329
1330      ;:      Booter - Boot Error Processor.
1331      ;
1332      FD6E      CD F075
1333      FD71      07
1334      FD72      64 3A 54 61
1335      FD76      62 6C 65 73
1336      FD7A      20 4C 6F 61
1337      FD7E      64 20 65 72
1338      FD82      72 6F 72 2E
1339      FD86      04
1340      FD87      C1
1341      FD88      E1
1342
1343      ;:      Swap - swap logical drives.
1344      ;
1345      ;      Entry:  C = first drive index, 0-15
1346      ;              L = second drive index, 0-15
1347      ;
1348      FD89      06 00
1349      FD8B      60
1350      FD8C      11 F360
1351      FD8F      29
1352      FD90      19
1353      FD91      EB
1354      FD92      09
1355      FD93      09
1356      FD94      06 02
1357      FD96      4E
1358      FD97      1A

boot4:   pop      bc      ;here to exit
         pop      bc      ;throw away booter return
         pop      h1     ;get disk swap parameters
         call     swap    ;swap them back for xerox boot
         pop      bc      ;throw away return address
         ld      h1,0
         call     config  ;get monitor configuration
         ld      a,h
         ld      hl,xrboot-romofs ;assumed 4.01 monitor boot overlay address
         cp      rev1
         jr      z,boot6  ;skip if 4.01
         ld      hl,xrboot  ;address of 4.02+ monitor boot overlay
boot6:   jp      prboff   ;enter xerox code to execute boot
boots:   defb    0       ;workbyte to save disk type

;:      Booter - Boot Error Processor.
;
Booter:  call     pnext
         defb    7
bootd:   defm    'd:Tables Load error.'

         defb    eot
         pop     bc      ;switch drives back
         pop     h1

;:      Swap - swap logical drives.
;
;      Entry:  C = first drive index, 0-15
;              L = second drive index, 0-15
;
Swap:    ld      b,0     ;clear upper indices
         ld      h,b
         ld      de,seltab ;set select table address
         add     hl,h1
         add     hl,de
         ex      de,hl   ;set second address to DE, get seltab to HL
         add     hl,bc
         add     hl,bc   ;set first address to HL
         ld      b,2
swap1:   ld      c,(hl)  ;swap two bytes
         ld      a,(de)

```

```

1359   FD98   77           ld    (hl),a
1360   FD99   79           ld    a,c
1361   FD9A   12           ld    (de),a
1362   FD9B   23           inc   hl
1363   FD9C   13           inc   de
1364   FD9D   10 F7       djnz  swap1           ;if swap not complete
1365   FD9F   C9           ret
1366
1367
1368   0788'   romtop:
1369   0788'   defs    (romsiz-x'24')-(romtop-start),-1
1370
1371   ;;      Drctry is a table containing the RAM addresses of the keyboard
1372   ;;      tables. This table is located on ROM side of memory. The
1373   ;;      ROM address must be offset by x'1800' since resides in
1374   ;;      the fourth 2kx8 ROM slot. This directory is helpful if future
1375   ;;      release require the RAM tables to reside in a different RAM
1376   ;;      location
1377   ;;
1378   07DC'   F97A       Drctry: defw  prntbl           ;print exception table
1379   07DE'   F960       defw  fontbl            ;font exception table
1380   07E0'   F95D       defw  mstbl            ;mouse table
1381   07E2'   F959       defw  ups              ;upstroke table
1382   07E4'   F958       defw  ctrlx            ;function key inhibit expansion table
1383   07E6'   F953       defw  ctrltb           ;function key inhibit table
1384   07E8'   F94F       defw  rptex           ;repeat key expansion table
1385   07EA'   F940       defw  rptbl            ;repeat key table
1386   07EC'   F93C       defw  tick             ;repeat speed table
1387   07EE'   F93B       defw  shftlck          ;shift lock flag
1388   07F0'   F938       defw  cptex           ;alpha lock expansion table
1389   07F2'   F935       defw  captab          ;alpha lock table
1390   07F4'   F8CE       defw  cdtab            ;code + table
1391   07F6'   F867       defw  shtab            ;shift table
1392   07F8'   F800       defw  tabl             ;unshifted table
1393
1394   07FA'   0D         defb  ver              ;revision level
1395   07FB'   00 FF     defb  x'00',x'ff'     ;low profile kybd id
1396
1397   ;;      define checkword to let xerox know
1398   ;;      that we are present
1399   ;;
1400   07FD'   AA 55     defb  0aah,55h        ;id
1401   07FF'   00       defb  0              ;space for checksum
1402
1403   Subttl  Symbol Table
1404   end

```

Appendix J

FC60	BOOT1	FC71	BOOT2	FC8C	BOOT3
FD52	BOOT4	FDD0	FDD5	FD6A	BOOT6
ED80	BOOTBF	FD72	BOOTD	FD6E	BOOTER
FD6D	BOOTS	0004	C.FIVE	0006	C.SASI
F935	CAPTAB	F8CE	CDTAB	19D4	CHAROUT
FFB4	CHRSAV	001A	CLRS	0007	CMD
19A1	CMDB	1A1F	CMDB1	F9A7	CMDSTAT
0006	CNFBYTE	003C	CNFGOFF	0006	CNTCTR
0013	CNTRP	F091	CONFG	F03C	CONFIG
F009	CONIN	F006	CONST	0003	CPTBSZ
F938	CPTX	000D	CR	0012	CRTCALL
0182	CRD1	0196	CRD2	F293	CRTOFF
0019	CTC1	FF10	CTCVEC	0002	CTRL
F958	CTRLEX	F953	CTRLTB	19DB	CTRSTY
FFAC	CURSOR	FD3D	DEVOUR	07DC	DRCTRY
0081	ENCNTR	0004	EOT	001B	ESC
F9A6	ESCSQ	0007	ESCTSZ	0010	FCRTOF
F470	FIVDPB	18CF	FNTRAN	18BB	FON1
18CA	FON2	18A6	FONCHK	0002	FONT
F960	FONTBL	000D	FONTSZ	0004	FTAB1
0005	FTAB2	0006	FTAB3	F319	GOLD
Q1DD	GRPAD	Q1F4	HLFSEC	F01E	HOME
F066	IDLE	FF50	INTSTK	000F	JTBLSZ
001E	KBDAT	0008	KBLP	000A	KBOFF
FA07	KBRAMEND	0001	KBRD	0004	KBRDTB
FF1A	KBVEC	F06F	KEY2	F072	KEY5
0160	KTABSZ	F06C	KYBDLP	19B5	KYPOS
0000	LANG	FFB2	LEADIN	000A	LF
FF5C	LINBUF	0000	LOCK	0061	LOWER
07FB	LPID	F9B7	LPKEXT	0001	LPKOF5
F9AF	LPKYBD	F0E3	MASK	1A7D	MICE
1AEB	MICE1	1AF1	MICE11	1AFB	MICE12
1B00	MICE2	1B08	MICE21	1B09	MICE22
1B14	MICE23	1B16	MICE24	1AB3	MICEX1
1AB8	MICEY	F9A8	MILLCNT	0006	MINTRP
F167	MKEY2	F18F	MKEY5	F06C	MNTREX
F000	MONITR	0003	MOUSE	1B38	MOVTL
FC3D	MPNEXT	FA95	MPRMTO	0007	MSFLG
0000	MSMOV	F95E	MSPTR	F95D	MSTBL
19A0	NOCHAR	187E	NOLOAD	0001	O.TERM
Q1AF	OLSIZ	Q208	OLSIZ3	19B1	PEKEX
1996	PEKHDL	19AD	PEKNOC	19B0	PEKNOC1
19A0	PEKNOC2	198F	PESCTB	FA11	PHYTRK
F075	PNEXT	1986	POESC	1927	POS01
1939	POS02	1939	POS03	193D	POS04
1947	POS05	1954	POS06	1955	POS07
1914	POSEND	1959	POSOUT	1966	POTRAN
F078	PRBOFF	0003	PRNT	F97A	PRNTBL
0016	PRNTSZ	FA62	PROMPT	F339	PRVATT
1983	PTR01	F9C8	RAMSIDE	F024	READ

Symbol Table			
0000	REVO	0001	REV1
F708	RIGDPB	190C	RMPOSEND
0008	ROMOFS	F9AE	ROMRAM
0800	ROMSIZ	0788	ROMTOP
F9AA	RPTCHAR	F9D0	RPTCLK
F9F9	RPTCLK2	F94F	RPTCLK
1A3D	RPTST	001D	RTAB1
1B1A	RV1TBL	1B29	RV2TBL
FCDC	RXB01	063D	RXBOOT
00EB	RXSIGL	0552	RXSIGN
0300	SASIDL	F9AC	SAVE
18EC	SCR01	18F2	SCR02
18D6	SCRPR1	F01B	SELECT
00FF	SETFLG	F93B	SHFTLCK
F867	SHTAB	0007	SIDEROM
FC85	SIGN2	FC8C	SIGN3
CAA	SIGN4	FCE6	SIGN6
FC5D	SIGNON	0060	SIGOFF
0019	SIOFF	F03F	SIORDY
185C	S00UT	F20E	SPACT
F232	SPRNT2	0000	START
FF54	STEPRT	1A66	STPCTC1
FDB9	SWAP	FD96	SWAP1
001C	SYSPIO	FF18	SYSVEC
F800	TABLED	034A	TABLES
19FF	TBLSEL	181E	TBXFER
003F	TENTHS	F93C	TICK
0020	UPASCI1	007B	UPPER
0002	UPSSZ	19E6	UPSTRK
0006	USTRK	000D	VER
0010	WD1797	0004	XNEG
1078	XRSIGN	0001	XY
0000	ZERO		
		0064	REV50
		F9CC	RMSIDE2
		F9BE	ROMSIDE
		F940	RPTBL
		F9ED	RPTCLK1
		F9AB	RPTFLG
		001E	RTAB2
		1800	RX1984
		1885	RXCRT
		F9FC	RXSIOO
		F1EC	SAVSTK
		1904	SCR03
		F360	SELTAB
		0001	SHIFT
		FC77	SIGN1
		CA2	SIGN3A
		FCCC	SIGN7
		0005	SIODPB
		195A	SIOX1
		F22F	SPRNT1
		0001	STCNTR
		0003	STRKUP
		001D	SYSCTL
		F800	TABL
		0159	TABLEX
		FC5D	TCA
		F93E	TOCK
		F959	UPS
		F95B	UPSX
		F003	WARM
		11C0	XRBOOT
		0005	YNEG

No Fatal error(s)

BOOT4	1252	1268	1271	1274	1277	1292	1314#					
BOOT5	1285	1287#										
BOOT6	1325	1327#										
BOOTBF	84#	1242	1246	1254	1258	1262	1266	1269	1272	1275	1278	1287
	1290	1293										
BOOTD	1211	1334#										
BOOTER	1216	1332#										
BOOTS	1230	1283	1328#									
C.FIVE	132#	1102	1105									
C.SASI	133#	1110										
CAPTAB	577	895#	897	1389								
CDTAB	537	866#	1390									
CHAROUT	487#	523	718									
CHRSAV	101#	242										
CLRS	149#	1143										
CMD	460	476	972#									
CMDB	462	465#										
CMDB1	536	539	542	545	547#							
CMDSTAT	465	475	487	971#								
CNFBYTE	120#	190	192									
CNFGOFF	119#	189										
CNTCTR	500	916#										
CNTRP	593	911#										
CONFG	86#	1087										
CONFIG	57#	175	1132	1321								
CONIN	52#	1185										
CONST	51#	1183										
CPTBSZ	578	897#										
CPTEX	896#	1388										
CR	152#	1156	1162	1170	1178	1200	1202	1204				
CRTCALL	50#	1308	1309									
CRTD1	66#	254										
CRTD2	67#	247	252									
CRTOFF	76#	1141										
CTC1	110#	608	626									
CTCVEC	41#	603	606	621								
CTRL	538	977#										
CTRLX	915#	1382										
CTRLTB	499	913#	916	1383								

FLVDDK	183#	1786					
DRCTRY	1378#						
ENCNTR	114#	607					
EOT	151#	1181	1339				
ESC	150#	325	351	362	1144		
ESCSQ	347	354	383	967#			
ESCTSZ	426	432#					
FCRTOF	49#	1307					
FIVDPB	90#	1112					
FNTRAN	278	289#					
FON1	267	272#					
FON2	271	279#					
FONCHK	253	261#					
FONT	146#	1272					
FONTBL	274	306	934#	945	1294	1379	
FONTSZ	275	290	306	307	311	945#	1295
FTAB1	141#	1253					
FTAB2	142#	1257	1261				
FTAB3	143#	1286					
GOLD	88#	244					
GRPAD	68#	268					
HLFSEC	899	900	903#				
HOME	55#	1228					
IDLE	59#	387					
INTSTK	95#	1047					
JTBSZ	186	774#					
KBDAT	109#	1004					
KBLP	121#	191					
KBOFF	48#	213	214	215			
KBRAMEND		1075#	1129				
KBRD	145#	1269					
KBRDTB	148#	1278					
KBVEC	43#	212					
KEY2	62#	1064					
KEY5	63#	1065					
KTABSZ	929#	1280					
KYBDLP	61#	214	215				
KYPOS	461	474#					
LANG	144#	1266					
LEADIN	99#	245					
LF	153#	1156	1157	1162	1170	1178	
LINBUF	97#	1197					
LOCK	541	562	979#				
LOWER	125#	566					
LPID	1395#						
LPKEXT	473	1008#					
LPKOF5	123#	1245	1261	1282	1286		

MICE21	751	755#										
MICE22	754	756#										
MICE23	758	761#										
MICE24	760	762#										
MICEX1	698#	715										
MICEY	685	700#										
MILLCNT	597	980#	1054	1059	1062							
MINTRP	714	924#										
MKEY2	72#	770	777									
MKEY5	73#	771	778									
MNTREX	60#	185										
MONITR	39#	51	52	53	54	55	56	57	58	59	60	61
	62	63	64	65	189	1300	1307					
MOUSE	466	478	976#									
MOVTBL	785#											
MPNEXT	80#	772	779									
MPRMT0	79#	773	780									
MSFLG	680	923#										
MSMOV	713	927#										
MSPTR	683	928#										
MSTBL	468	512	679	712	756	762	922#	1380				
NOCHAR	463#	514	518	681								
NOLOAD	178	180	228#									
O.TERM	134#	1164	1173									
OLSIZ	986#											
OLSIZ3	1076#	1127										
PEKEX	472#	490										
PEKHDL	457#	1006										
PEKNOC	467	470#	477									
PEKNOC1	471#	699										
PEKNOC2	464#	483										
PESCTB	425	430#	432									
PHYTRK	93#	1239										
PNEXT	64#	1142	1332									
POESC	378	425#										
POS01	352	356#										
POS02	360	366#										
POS03	358	367#										
POS04	349	370#										
POS05	372	376#										
POS06	375	379	382#									
POS07	381	383#										

SIGN1	1100#	1100					
SIGN2	1104	1107#					
SIGN3	1090	1110#					
SIGN3A	1119#	1124					
SIGN4	1109	1116	1125#				
SIGN6	1138	1148#					
SIGN7	1136	1138#					
SIGNON	1087#	1187					
SIGOFF	70#	1134	1137				
SIODPB	107#	390					
SIOFF	47#	1300					
SIORDY	58#	386					
SIOX1	386#	388					
SOOUT	204	212#					
SPACT	87#	622					
SPRNT1	74#	1310					
SPRNT2	75#	332					
START	159#	1369					
STCNTR	115#	625					
STEPRT	96#	1108					
STPCTC1	470	615#					
STRKUP	513	925#					
SWAP	1215	1318	1348#				
SWAP1	1357#	1364					
SVSCTL	105#	1093	1095				
SYSPIO	106#	1020	1031	1088	1097	1101	
SYSVEC	42#	43					
TABL	540	808#	917	929	1392		
TABLED	92#	789	802	986	1076	1126	1279
TABLES	788	801#	1125				
TABLEX	790	917#					
TBLSEL	484	532#					
TBXFER	183	185#					
TCA	44#	224	227	1086	1195		
TENTHS	901	902	904#				
TICK	596	899#	1386				
TOCK	901#	1061					
UPASCII	126#	568					
UPPER	124#	564					
UPS	515	919#	921	1381			
UPSSZ	516	520	921#				
UPSTRK	481	512#					

Notes

A	
A66 Control Switch	249, 250
Abbreviations, list of	N1
Access cover	
- 40 CPS	238, 239
- 20 CPS	227, 228
Access times, disk	207-211
Accessible 1-second interrupt	171, 174, B1
Accessing BIOS	151
Allocation, CRT RAM	45
Alpha lock key	
- ASCII	197
- LPK	205, 206
Altitude requirements	18
Application programming	41, 42, 151, 152, 155, 170
ASCII keyboard	
ROM, How it Works	133
Dimensions	13
Product Codes	3
General	195-199
CTRL key	
Alpha lock key	
Auto-repeat keys	
Function key priority	
Function key uses	
Key code chart	
Main key array	
Numeric key pad	
Repeat keystations	
Asynchronous, General	135
I/O Port #	157
Port selection	42

Attributes	
U57, U58 ROMs	43
Configuration sector	225
Enable, Disable	189
General	183
Set mode	191
Auto-repeat keys	
- ASCII	195
- LPK	205

B	
BDOS, General	5
BIOS Entry points	A2-A5
Banked Physical Driver listing	App. I
Device Initialization	133, 134
Execute Physical Driver	161, 162
Op. Sys. Int.	152, 174-176, 178-181
Physical Driver Address Table	C3
Programmable Functions	170
Backspace or cursor left	187
Bank switching	
Example	D4
System PIO	134
Z80-A Example	171, 172
Banked physical driver listing	I1-I12
Basic monitor calls	D1-D3
Baud rate	
I/O Channel	135
Command	144
Generator	136
Host Terminal	145
Port assignments	156
Printer port	135
Table	K1

Bell (tone, speaker)

Control code	187
Description	47
Port assignment	157

BIOS

CP/M-80 2.2	5, 151
CP/M-86 1.0	151
Accessing	151, 152
Cold boot	A1
Console input	167, 168, A2
Console output	168, A2
Console status	167, A2
Entry vector table	A1-A5
Example	152
Home disk	A2
IOBYTE-directed I/O	167-169
Interface	151, 152
Jump table	151
List device	153, 154, 167-169
List output	A2
List status	A5
Printer output (IOBYTE)	168
Printer status (IOBYTE)	169
Punch output	A2
Read sector	A4
Reader input	A2
Sector translate	152, A5
Select disk	152, A3
Set DMA address	A4
Set sector	A3
Set track	A3
Vectors	151
Warm boot	A1
Write sector	A4

Bit mask, keyboard

225

Break switch, printer

240

Bus, system

Connector	27
Electrical/environmental	18
Specification	28-32

Business graphics, (desc.) 16, 17

CRT control	183
CRT Controller	43
CRT entry points	158-160
CRT font selection	43, 134
Attributes	44
Attribute selection	7
Configuration sector	225
Display specification	15
Graphics mode	
- 40 CPS	243
- 20 CPS	232
Memory allocation	45
Prog. considerations	186-193
Scroll register	46

C**CCP, Description 5****CP/M-80, (disk contents) 6-9**

Accessing BIOS	151, 152
Digital Research files	6, 7
Entry Vector Table	B1
Prog. considerations	A1-A5
Xerox files	7-9

CP/M-86, (disk contents) 9, 10

Accessing BIOS	151, 152
Digital Research files	9, 10
Xerox files	10

CPU, (general)

ROM	133, 134
Description	41-44
Go To Command	140
System display	183

CRT, (general) 3, 158, 183

CRT output	158
RAM	41, 45

Block move	160	Character sets (pictures)	
Direct CRT display	160	Graphics	185
Entry points	158-162	Text	184
Fast CRT output	159	Character spacing	
Font selection	43, 134	- 40 CPS	251
IOBYTE	167, 168	- 20 CPS	235
Read sector	162	Clear screen	188, 190
Select media format	161, 162	Clear to end of line	188, 193
Set direct CRT cursor	159	Clear to end of screen	188, 193
Write sector	162	Clock	
CRT controller, (general)	43, 44	8086 speed	2
Attributes	16, 17, 44	1-second interrupt	174
Control signals (sync & video)	43	Z80-A speed	2
Design	16, 17	Code charts	K1-K2
Font ROMs	43	Baud rate table	K1
Functional description	16	Cold boot	151, A1
CTC (Counter Timer Circuit)	42, 134	Cold start	177
Cabling requirements:		Cold start loader listing	G1-G6
- 40 CPS	252	Command codes:	
- 20 CPS	236	40 CPS	242-244
Capacity, disk	207-211	Carriage movement	
Carriage return, disp. code	188	Control codes	
Carriage movement		Hex codes	245
- 40 CPS	242	Margins & formatting	
- 20 CPS	231	Miscellaneous commands	
Caution, rigid disk	47	Paper movement	
Centronics Interface	2, 43, 135	Printing	
Channel A		Remote Diagnostics	
SIO Controller	135, 136	WP commands	
Description	42	20 CPS	231-233
Entry points	165	Carriage movement	
Channel B		Control codes	
SIO Controller	135, 136	Hex codes	234
Description	42	Margins & formatting	
Entry points	163, 164	Miscellaneous commands	
Character codes, display	186-193	Paper movement	
Character delete	192	Printing	
Character devices	153, 154	Remote Diagnostics	
Character insert	192	WP commands	
Character sets (information)		Command set (monitor)	137-149
ROM	43	Summary table	137
Specifications	15, 16	Baud rate	

Copy memory	
Display memory	
Extended memory test	
Fill memory	
Go to	
Host Terminal	
Input	
Load from disk	
Modify memory	
Output	
Protocol	
Read disk sector	
Typewriter	
Verify memory block	
Write disk sector	
Communications:	
SIO Controller	135, 136
SIO Ports, description	42
Baud rate command	144
Comm channel (Port #s)	156, 157
Connector (J4)	19
Host Terminal	144-146
IOBYTE	167, 168
Input Data	165
Input ready status	165
Output status	165
Port (J9), description	5
Protocol command	148, 149
Settings, 40 CPS Printer	249, 250
Strapping Options	25, 26
Configuration sector	225, 226
Configuration status	181
Connectors	
(see Hardware Connectors)	
Console devices	153, 154
Console input IOBYTE	167
BIOS entry point	A2
Console output IOBYTE	168
BIOS entry point	A2
Console status IOBYTE	167
BIOS entry point	A2

Control codes, display	186-188
Backspace or cursor left	
Bell (tone)	
Carriage return	
Clear to end of line	
Clear to end of the screen	
Clear screen and home cursor	
Cursor down or line feed	
Cursor left or backspace	
Cursor right	
Cursor up	
Display next character direct	
Escape	
Home cursor	
Horizontal tab	
Line feed or cursor down	
Restore previous attribute mode	
Set cursor character	
Control key, keyboard	
- ASCII	197
- LPK	206
Control panel indicators -	
40 CPS	239, 240
Break switch	
Cover	
Form feed	
Here is switch	
Line feed	
Overflow	
Parity	
Power indicator	
Print chk	
Printwheel select	
Reset	
Ribbon/paper	
Scroll	
Spacing select	
Control panel switches -	
20 CPS	228
Form feed	
Line feed	
Pause	

Power indicator		Get Config Status	181
Reset		Host Terminal	144-146
Control sequences, CRT		Pass 8 bits/keyboard	190
Codes	187, 188	Pass 7 bits/keyboard	190
Table	186	Data format, (LPK)	200, 201
Copy memory,		Daughter board	47
(Monitor Command)	140	ROSR monitor	
Counter Timer Circuit	134	SASI interface	
Cover switch, (40 CPS)	240	Floppy connectors	38
CRT memory block move	160	J1 connector	19
CRT output	158	Rigid connector	39
FAST CRT output	159	Devices, character & physical	
CRT RAM		assignments	153, 154
Memory allocation	45	Device names, logical	
Scroll register	46	& physical	153, 154
CTRL key, keyboard		Diablo printers	
- ASCII	197	- 40 CPS (630)	237-252
- LPK	206	- 20 CPS (620)	227-236
Cursor, (general)	186	Diagnostics, remote printer	
Cursor keys		- 40 CPS	244
- ASCII	195	- 20 CPS	233
- LPK	200	Digital Research	
Cursor control codes		CP/M-80 files	6-9
Up, Down, Left, Right	187	CP/M-86 files	9, 10
Host Terminal cursor control	147	Dimensions	13
		8" Floppy disks	
		8" Rigid disk	
		5 $\frac{1}{4}$ " Floppy disks	
		40 CPS Printer	
		20 CPS Printer	
		ASCII keyboard	
		Display/Processor	
		Low profile keyboard	
DC system power	18	Direct CRT display	160
DTR, SIO default	135	Disable attributes	189
Daisy-chain		Disk access connector (J12)	33
SIO Controller	42	Description	34-37
Rigid/floppy interface	47	Disk connector (J1)	19
Data bits		Floppy	38
SIO defaults	135	Illustration	20
Baud rate command	144	Rigid	39
Configuration sector	225, 226	Disk drive format	14

D

Disk drive storage	14	Dimensions	13
Disk drives	3, 5	Graphics character set	185
Access times	207-211	Programming considerations	186
Caution	47	Text character set	184
Connector	47	Display, control codes	186-188
Dimensions	13	Backspace or left cursor	
Specifications	207-212	Bell (tone)	
Access times		Carriage return	
Bytes per sector		Clear to end of line	
Capacity		Clear to end of the screen	
Encoding method		Clear screen and home cursor	
Formats		Cursor down or line feed	
Heat dissipation		Cursor left or backspace	
Latency		Cursor right	
Power dissipation		Cursor up	
Recording density		Display next character direct	
Sectors per track		Escape	
Transfer rates		Home cursor	
Voltage requirements		Horizontal tab	
Disk driver		Line feed or cursor down	
Execute physical	161, 162	Restore previous attribute mode	
Firmware	47	Set cursor character	
Media identification	213	Display, functional desc.	16
Disk mapping		Display, escape codes	189-193
Description	48	Display manipulation	186, 189
Device mapping	153, 154	Display memory command	138
Drive mapping table	C2	Display next character	188
Interleave	223, 224	Display/Processor	13, 183-193
Disk parameter block (DPB)	214-218	Display specifications	15
8" Floppies		Pixel resolution	
8" 10 Mb rigid		Refresh rate	
5¼" Floppies		Video bit rate	
Translate tables		Video rate	
Disk parameter header (DPH)	213-218	Documented system storage	C1, C2
Select media format	161	Double density,	
Value(s) returned	162	Select Media Format	161
Display 3, 15-17, 183-193		Downcounter	42
Attributes	16, 183	Drive mapping tables	C2
Business graphics	16	Drive selection	
Character mode	183	PIO Controller	134
		Description	43

Dual parallel port

PIO Controller	134
Description	43

E

8" Disk access times	207-211
----------------------	---------

8" Drives, dimensions	13
-----------------------	----

8" Floppy disks

Double-sided	210, 216
Interleave	223, 224
Rigid	211, 217, 218
Single-sided	209, 215, 216
Track formats	221, 222

820-II Device mapping

General	153, 154
Character devices	
IOBYTE	
Logical device names	
Physical device names	
Physical devices	

8086

I/O Port assignments	156
CPU Port #	157
Configuration status	181
Description	2, 6, 48
Dual CP/M-80/86	158
Host Terminal	147
Lock instruction	155
Logical/Physical device mapping	154
Memory expansion PWB	132
Operating system files	9-11
Operating system interface	151
Schematics	128-132
System bus connector	27-32

Electrical Requirements

AC	13
820-II-16/8 display	
Disk drives	

Printers (40 & 20 CPS)	252, 236
------------------------	----------

DC

Disk drives	207-211
Display	15
Expansion slot	18

(See also Hardware Connectors)

Electrical interface

40 CPS Printer	246-250
----------------	---------

A66 control switch

EIA interface

HPR05 circuit board

Dipswitch module A

Dipswitch module B

Enable attributes	189
-------------------	-----

Enter key, unique codes	204
-------------------------	-----

Entry points, CRT	158-160
-------------------	---------

Entry vector table	A1-A5
--------------------	-------

Environmental req.	18
--------------------	----

Altitude

Humidity

Temperature

Escape codes	189-193
--------------	---------

Character delete

Character insert

Clear screen

Clear to end of line

Clear to end of screen

Disable attributes

Enable attributes

Line delete

Line insert

Pass 8 data bits from keyboard

Pass 7 data bits from keyboard

Position the cursor

Set blink attribute

Set graphic mode

Set inverse video

Set low intensity

Escape sequences

CRT	189-193
-----	---------

40 CPS Printer	242, 243
----------------	----------

ROSR translations	43
-------------------	----

20 CPS Printer	221,222
Etch 1 CPU	
J9 - strapping options	25
Schematics	109-116
Serial I/O Ports	42
Etch 2 CPU	
J9 - strapping options	26
Keyboard FIFO	48, 166
Schematics	117-124
Serial I/O Ports	42
Even parity, host terminal	145
Examples	
Bank switching	D4
Host Terminal	145, 146
List device status	152
Monitor calls/BASIC	D1-D3
Protocol command	148, 149
Start/Stop 8086	155
Z-80A Assembly Language	171-173
Execute physical driver	161, 162
Expansion slot, (general)	6
Electrical	18
Extended memory test command	139

F

4.03 ROM	135
40 CPS Printer	237-252
DC1/DC3	237
HPR05	
Description	237, 238
Interface	247-249
Access cover	238, 239
Command codes	242-244
Cont. panel switches	239, 240
Electrical interface	246-250
Font selection	249, 250
Operating codes	241

Power indicator	239
Specifications	251, 252
FIFO	48, 166
Variables	C1
Fast CRT output	159
Fill memory command	139
5¼" Disk access times	207, 208
5¼" Drives, dimensions	13
5¼" Floppy disks	
Disk Parameter Header	213
Double-sided	208, 215
Interleave	223, 224
Single-sided	207, 214
Track formats	219, 220
Floppy disks	213-226
Connector (J1)	19
Illustration	20
Disk parameter block (DPB)	214-218
Disk parameter header (DPH)	213
Interleave	223, 224
Track formats	219-222
Font generator, I/O Port #	157
Font ROMs (U57 & U58)	43
Font selection	43, 44, 134
40 CPS Printer	249, 250

Form feed

- 40 CPS	239
- 20 CPS	228

Format, floppy disks

219-222

Front cover switches

- 40 CPS	238, 239
- 20 CPS	227, 228

Function key

Priority	- ASCII	196
	- LPK	205
Uses	- ASCII	196
	- LPK	205

Functional description

4, 5

BDOS
BIOS
CCP
ROSR

Operating systems
 Ports
 System monitor - ROM

- Interface 33
Floppy disk (J1)
 - Connector 19
 - Illustration 20
 - Interface 38

Keyboard connector (J2) 19

Parallel port (J8)
 - Connector 23
 - Illustration 21
 - Picture 24

Power supply (J5 & 6) 22

Printer connector (J3) 19

Rigid disk (J1)
 - Connector 19
 - Illustration 20
 - Interface 39

System bus connector (J13)
 - Connector 27
 - Description 28-32

Video connectors (J7) 22

Hardware description 2-4

Disk drives
 Display
 Keyboards
 Printers
 System board

Hardware handshaking 148

Hardware interface 5, 6

COMM port
 Disk drive
 Expansion slot
 Keyboard
 Parallel port
 Printer

Hardware scrolling 46

Head Step Rate,
Configur.com 8

Configuration sector 225

Here Is Switch, (40 CPS) 239

Hex codes
 - 40 CPS 245
 - 20 CPS 234

G

General Purpose PIO
 Ports A & B, Description 43
 Specifications 135

Get address of time-of-day variables 180

Get config status 181

Get disk map table address 178, 179

Go to command 140, 141

Graphics character set Mode 185
 183

H

HMI/VMI
 - 40 CPS 241
 - 20 CPS 230

HPR05 desc. - 40 CPS 237, 238

Hardware connectors 19-39

COMM connector (J4) 19

COMM port (J9) connector
 - Etch 1 CPU 25
 - Etch 2 CPU 26

Daughter board
 - Floppy 38
 - Rigid 39

Disk access (J12)
 - Description 34-37

Home cursor (ESC code)	188
Home disk, BIOS	A2
Horizontal Motion Index	
- 40 CPS	241
- 20 CPS	230
Horizontal tab - display	187
Host computer	144
Host Terminal mode	144-148
Baud rate	
Channel	
Command set	
Data bits	
Monitor output command	
Option Summary	
Parity	
Port	
Stop bits	
Humidity requirements	18

I

I/O Channel,	
setting baud rate	144
IOBYTE	
CP/M-80, device mapping	153
CP/M-86, device mapping	154, 155
Console input	167
Console output	168
Console status	167
Directed I/O	167-169
Printer output	168
Printer status	169
Input command (Monitor)	141
Input/output	
Port assignments	156, 157
8086	
CRT	
CTC	
GP-PIO channel A	

GP-PIO channel B	
SIO channel A	
SIO channel B	
Z80-A	
Baud rate	
Double density select	
Font generator	
Scroll register	
Single density select	
Speaker	

Interleave, (floppy disks)	223, 224
Interrupt mode 2	41, C1
Interrupt vectors	C1, C2
CTC	
GP PIO	
SIO	
Disk	
System PIO	

Interrupts

CTC	134
GP PIO	135
SIO	135
Daisy-chain vectoring	42
Disk	34-37
Expansion slot	28-32
System PIO	134

J

J1 (Disk access)	19, 20, 38, 39
J2 (Keyboard)	19
J3 (Printer)	19
J4 (Communications)	19
J5 (Power supply)	22
J6 (Power supply)	22
J7 (Video)	22
J8 (Parallel connector)	23, 24, 43
J9 (Parallel port, Etch 1)	25

J9 (Parallel port, Etch 2)	26
J11 (Option connector)	43, 135
J12 connector	33-37
J13 connector	27-32
Jump vectors	151, 158, A1-A5

K

Key code chart:

- ASCII	198, 199
- LPK	202-204

Keyboards	3, 5, 195-206
FIFO variables	C1
ROM	133
ASCII	195-199
Bit mask	224, 225
Connector (J2)	19
Data input	157-165, C1
Device Mapping	153, 154
Dimensions	13
Enter key, unique codes	204
Handler	201
Input (System PIO)	43, 166
Input channel	134
Interface (FIFO variables)	48, C1
Low profile	200-206
Product Codes	3
Status	166
Translation tables	201

Line feed switch (40 CPS)	239
Line feed or cursor down	187
Line insert	192
List device	153, 154, 167-169
List output, BIOS	A2
List status, BIOS	A4
Listings:	Appendix

BIOS jump table	H
ROM	E
Banked physical driver	I
Cold start loader	G
Macros & Symbols	F
Position-encoded kybd handler	J

Load from disk command	142
Logical device names	
820-II	153
16/8	154

Logical to Physical Disk Mapping Table	178, 179, C2
---	---------------------

Logical/physical translate tables	213
--	------------

Low profile keyboard	200-206
Auto-Repeat	
Cursor keys	
Data format	
Dimensions	
Enter key, unique codes	
Function key uses	
Key code chart	
Keyboard handler	
Main key array	
Numeric key pad	
Low profile ROM	133, 134, 204

L

LST	153, 154, 167-169 (device mapping)
Line delete	192

M

MS-DOS	10, 11, 151
Macros & Symbols listing	F1-F24

Main key array	
- ASCII	195
- LPK	200

Margin & formatting codes	
- 40 CPS	242
- 20 CPS	231

Memory allocation	44, 45
Memory banks	41-43
Memory contents	138
Memory pointers	C2
Memory size: RAM/ROM	2
Microsoft	10, 11, 151, D1
Miscellaneous functions 177-182	

Cold start	
Get configuration status	
Get disk map table address	
Get TOD variable	
Start screen print	
Warm start	

Miscellaneous printer codes:	
- 40 CPS	243
- 20 CPS	232

Mode 2 Interrupt Vectors C1, C2	
Modem	42, 135, 136
(channel, baud rate generator)	

Modes of operation	145
(Host terminal)	

Modify memory	138, 139
Monitor calls in BASIC	D1-D3

Monitor commands	137-149
Summary table	137
Baud rate	
Copy memory	
Display memory	
Extended memory test	
Fill memory	
Go to	
Host Terminal	
Input	
Load from disk	
Modify memory	
Output	

Protocol	
ROSR	
Read disk sector	
Typewriter	
Verify memory block	
Write disk sector	

Monitor entry vector table	B1
More interrupt vectors	C2

N

Numeric key pad	
- ASCII	195
- LPK	200

O

1-second interrupt	170, 174
Offset, display	46
Operating codes:	

- 40 CPS	241-244
- 20 CPS	230-233

Operating environment	13
Operating mode switches:	
- 40 CPS	238-240
- 20 CPS	227-230

Operating System	
General	4, 5
Interface	151-182

Output codes, keyboards:	
- ASCII	198, 199
- Low Profile	202-204

Output command	141, 142
Output ports	134-136
Output status, comm	165

Overflow Switch (40 CPS) 240

P

PIO, (general) 43, 134, 135

Paper movement, printer:

- 40 CPS 243

- 20 CPS 231

Parallel I/O controller 134, 135

Bank switching

Floppy drive select

Floppy side select

Font selection

Keyboard input channel

Parallel port 2, 6, 43

Connector 23, 24

Parallel printer 43, 135

Parity

Host Terminal 145, 146

40 CPS switch 240

20 CPS switch 229

Pass upper bit of data

from keyboard 190

Pause switch (20 CPS) 228

Physical device names

820-II 153

16/8 154

Physical Disk Interleave 223, 224

Physical driver

Address table C3

Request block 161, 162, 176, C3

Physical format, disk

drives 219-222

Physical to Logical Device

Mapping 167

Pixel resolution 15

Ports

Communication 4, 5, 19, 25, 26, 135

General 4

Parallel 23, 24

Printer 4, 5, 19, 135

Position-encoded keyboard

Handler 201

Listing J1-J38

Position the cursor 191, 192

Power indicator:

- 40 CPS 239

- 20 CPS 228

Power on sequence 133-136

Power supply (J5 & 6) 22

Print Chk switch (40 CPS) 240

Printers, general 4, 227-252

A66 Control switch 249, 250

40 CPS 237

20 CPS 227

Baud rate command 144

Baud rate generator 136

Buffer 238, 251

Channel 42

Connector (J3) 19

Dimensions 13

Entry points 163, 164

Output 163, 164

Overview 163

Port 42, 43, 135, 136

Status 163

Printing commands

- 40 CPS 243

- 20 CPS 232

Printwheel selection (40 CPS) 238

Product code numbers 3, 4

Programmable

functions: 170-176

1-second interrupt

Processing while I/O pending

Sample program

Soft disk error

Soft error recording

System exit points

Programming considerations:

BIOSA1-A5

CRT Control codes 187, 188

CRT Escape codes	189-193
Display	186-193
Escape sequences	
- 40 CPS	242, 243
- 20 CPS	231, 232
Printer control codes	
- 40 CPS	245
- 20 CPS	234
Proportional spacing (HMI/VMI)	
- 40 CPS	241
- 20 CPS	230
Protocol command	148, 149
XON/XOFF	
Hardware handshake	
Serial printers	
Punch output, BIOS	A2

R

RAM, CRT	41-46
Attributes	
Driver	
Font Selection	
Memory Allocation	
Offset	
Power on	
Refresh RAM	
Scroll Register	
ROM	5, 41, 42, 133-136, 158
ROM listings	E1-E110
ROM/O.S. Interface	158
ROSR	5, 41, 44, 47, 133-136, 170
RS232 (See Comm port)	
RTS	135, 136
Read disk sector command	143
Read sector	162, A5
Reader input	A2
Real Time Clock	174
(See also Clock)	

Refresh RAM	43
Memory	183
Rate	15

Remote Diagnostics:

- 40 CPS	243, 244
- 20 CPS	232, 233

Repeat keystations:

- ASCII	195
- LPK	205

Reserved

ASCII Keys	198, 199
Low Profile Keys	202-204
Ports	157
Tracks	214-218

Reset Switch (40 CPS)

Reset, Power on 133-136

Resident monitor

 commands 137-149

Resolution, screen 15

Restore previous attribute

 mode 187

Ribbon/Paper switch (40 CPS) 240

Rigid disk conn. (J1) 19, 20, 39

S

7 data bits (SIO controller) 110

1797 - Western Digital 279-302

6-8k ROM 2, 42

16/8 physical device mapping
153, 154, 167-169

 Application programs

 Communication channel

 IOBYTE

 Logical device names

 Physical device names

 Physical devices

64k RAM 2, 42

 ROSR monitor

Z80-ACPU			
SA 1403			
Processing while I/O pending	174		
Soft Error Recording	176		
SA 1403D controller	254-278		
SA400L	207, 214, 219, 220, 223, 224		
SA450	208, 215, 219, 220, 223, 224		
SA800	209, 215, 216, 221, 224		
SA850	210, 216, 221, 224		
SA1004	211, 217, 218, 223, 224		
SASI interface	47		
SIO, (general)	42		
SIO Channels:			
- A	135, 136		
- B	135, 136, 163, 164		
SIO controller	42, 135, 136		
SIO-B			
Input data	163		
Input ready status	163		
Output data	163		
Output ready status	164		
Sample programs			
Z80-A assembly	171-173		
Monitor calls - BASIC	D1-D3		
Bank switching	D4		
Schematics	109-132		
Screen attributes - see Attributes			
Screen codes	186-193		
Screen print	182		
Screen resolution:			
Description	16		
Specification	15		
Scroll switch (40 CPS)	239		
Scroll register	45, 46		
Hardware scrolling			
Offset			
Sectors per track	207-211		
Sector translate, BIOS	A5		
Table	213		
Vector	152		
Sectran	152, A5		
Seldsk	152, A3		
Select media format	161		
Serial I/O Controller	42, 135, 136		
Async modem port			
Baud rate			
Channel B			
Printer port			
Set blink attribute	191		
Set cursor character	187		
Set DMA address	A4		
Set direct CRT cursor	159		
Set graphic character	191		
Set inverse video	191		
Set low intensity	191		
Set sector	A3		
Set track	A3		
Shugart - 1403D	253-278		
Side selection	43, 134, 161		
Single density	161		
Skewing	223, 224		
Soft disk error	176		
Soft error recording	176		
Spacing select (40 CPS)	238		
Speaker (bell, tone)	47, 157		
Specifications			
- 820-II & 16/8	13-16		
Dimensions			
Disk drive format			
Disk drive storage			
Display			
Electrical			
Operating environment			
Specifications			
40 CPS	251, 252		
Cabling requirements			
Character set			
Character spacing			
Power requirements			
Print buffer			
Print line			
Printwheels			
20 CPS	235, 236		
Cabling requirements			

Character set	
Character spacing	
Power requirements	
Print buffer	
Print line	
Printwheels	
Start screen print	182
Storage capacity	207-211
Strapping options,	
Comm port	25, 26
Strobe, printer	135
Synchronous	
I/O Port #	157
Port selection	42
System board	2
System bus	18, 48
Connector (J13)	27-32
System configuration	181
System display	183-193
Graphics character set	
Programming considerations	
Text character set	
System exit points	170-176
System monitor,	
ROM	4, 133-136
System PIO	43, 134
System storage	C1

T

20 CPS Printer	
Dimensions	13
General	227-237
Cabling requirements	
Command codes	
Control panel switches	
Front cover switches	
Horizontal motion index (HMI)	
Power indicator	

Operating codes	
Operating mode switches	
Specifications	
Vertical motion index (VMI)	
Temperature req.	18
Text character set	184
Theory of Operation	41-48
6-8k ROM memory	
64k RAM	
CPU	
CRT controller	
CTC	
PIO Controller	
SIO Controller	
Bus expansion	
Daughter board	
Dual parallel ports	
Memory allocation	
Parallel keyboard interface	
Scroll register	
Serial I/O ports	
Speaker	
Time constant	
Time-of-day and	
timer variables	47, 180, C4
Timer variables	180, C4
Tone generator	47, 157
(speaker, bell)	
Track format, disk	
drives	207-211
Transfer rates	207-211
Typewriter command	144

V

Vector table	B1
Verify command	140
Vertical Motion Index:	
- 40 CPS	241
- 20 CPS	230

Video bit rate	15
Video connector (J7)	22
Video rate	15

Z

W

WD1797	174, 176, 279-302	Z80-A	2, 41, 42, 47-108 133, 158, C1, C2
Warm boot	A1	Assembly language ex.	171-173
Warm start	177	Zilog Reprint	49-108
Western Digital			
General	174, 176		
Reprint	279-302		
WP commands:			
40 CPS printer	243		
20 CPS printer	232		
Write disk sector command	143		
Write sector, BIOS	162, A4		

X

XON/XOFF protocol	148
Xerox files	
CP/M-80 disk	7-9
CP/M-86 disk	10
Xtended memory	
test command	139

